UCache

A utility-aware multilevel SSD cache management policy

Dejun Jiang, Yukun Che, Jin Xiong, Xiaosong Ma

Research output: Chapter in Book/Report/Conference proceedingConference contribution

6 Citations (Scopus)

Abstract

SSD is widely adopted as a cache device thanks to its fast data access and large capacity. In order to complement DRAM-based cache, SSD can serve as a second level cache to form a multilevel cache together with DRAM. However, the inherent features of SSD, such as limited lifetime and slow small writes, make it non-trivial to design a multilevel SSD cache management policy. Traditional DRAM-based cache policies mainly target single level cache, while current SSD cache policies mainly focus on increasing SSD lifetime. In this paper, we propose a utility-aware multilevel SSD cache policy uCache. At the DRAM level, uCache employs a filter to figure out suitable data for SSD caching, and meanwhile uses a buffer to aggregate small writes into large writes. As suitable data blocks are filtered out to enter to SSD, at the SSD level, uCache simply uses LRU to manage cached content. The experimental evaluation shows that uCache can effectively reduce unnecessary writes and avoid slow small writes. Compared to LIRS and Sieve Store, uCache achieves higher utility of SSD in a two-level cache.

Original languageEnglish
Title of host publicationProceedings - 2013 IEEE International Conference on High Performance Computing and Communications, HPCC 2013 and 2013 IEEE International Conference on Embedded and Ubiquitous Computing, EUC 2013
PublisherIEEE Computer Society
Pages391-398
Number of pages8
ISBN (Print)9780769550886
DOIs
Publication statusPublished - 1 Jan 2014
Externally publishedYes
Event15th IEEE International Conference on High Performance Computing and Communications, HPCC 2013 and 11th IEEE/IFIP International Conference on Embedded and Ubiquitous Computing, EUC 2013 - Zhangjiajie, Hunan, China
Duration: 13 Nov 201315 Nov 2013

Other

Other15th IEEE International Conference on High Performance Computing and Communications, HPCC 2013 and 11th IEEE/IFIP International Conference on Embedded and Ubiquitous Computing, EUC 2013
CountryChina
CityZhangjiajie, Hunan
Period13/11/1315/11/13

Fingerprint

Dynamic random access storage
Sieves

Keywords

  • Cache
  • Lifetime
  • Performance
  • SSD
  • Utility

ASJC Scopus subject areas

  • Software

Cite this

Jiang, D., Che, Y., Xiong, J., & Ma, X. (2014). UCache: A utility-aware multilevel SSD cache management policy. In Proceedings - 2013 IEEE International Conference on High Performance Computing and Communications, HPCC 2013 and 2013 IEEE International Conference on Embedded and Ubiquitous Computing, EUC 2013 (pp. 391-398). [6831945] IEEE Computer Society. https://doi.org/10.1109/HPCC.and.EUC.2013.63

UCache : A utility-aware multilevel SSD cache management policy. / Jiang, Dejun; Che, Yukun; Xiong, Jin; Ma, Xiaosong.

Proceedings - 2013 IEEE International Conference on High Performance Computing and Communications, HPCC 2013 and 2013 IEEE International Conference on Embedded and Ubiquitous Computing, EUC 2013. IEEE Computer Society, 2014. p. 391-398 6831945.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Jiang, D, Che, Y, Xiong, J & Ma, X 2014, UCache: A utility-aware multilevel SSD cache management policy. in Proceedings - 2013 IEEE International Conference on High Performance Computing and Communications, HPCC 2013 and 2013 IEEE International Conference on Embedded and Ubiquitous Computing, EUC 2013., 6831945, IEEE Computer Society, pp. 391-398, 15th IEEE International Conference on High Performance Computing and Communications, HPCC 2013 and 11th IEEE/IFIP International Conference on Embedded and Ubiquitous Computing, EUC 2013, Zhangjiajie, Hunan, China, 13/11/13. https://doi.org/10.1109/HPCC.and.EUC.2013.63
Jiang D, Che Y, Xiong J, Ma X. UCache: A utility-aware multilevel SSD cache management policy. In Proceedings - 2013 IEEE International Conference on High Performance Computing and Communications, HPCC 2013 and 2013 IEEE International Conference on Embedded and Ubiquitous Computing, EUC 2013. IEEE Computer Society. 2014. p. 391-398. 6831945 https://doi.org/10.1109/HPCC.and.EUC.2013.63
Jiang, Dejun ; Che, Yukun ; Xiong, Jin ; Ma, Xiaosong. / UCache : A utility-aware multilevel SSD cache management policy. Proceedings - 2013 IEEE International Conference on High Performance Computing and Communications, HPCC 2013 and 2013 IEEE International Conference on Embedded and Ubiquitous Computing, EUC 2013. IEEE Computer Society, 2014. pp. 391-398
@inproceedings{e069a372f51a41738c665be01fe430b7,
title = "UCache: A utility-aware multilevel SSD cache management policy",
abstract = "SSD is widely adopted as a cache device thanks to its fast data access and large capacity. In order to complement DRAM-based cache, SSD can serve as a second level cache to form a multilevel cache together with DRAM. However, the inherent features of SSD, such as limited lifetime and slow small writes, make it non-trivial to design a multilevel SSD cache management policy. Traditional DRAM-based cache policies mainly target single level cache, while current SSD cache policies mainly focus on increasing SSD lifetime. In this paper, we propose a utility-aware multilevel SSD cache policy uCache. At the DRAM level, uCache employs a filter to figure out suitable data for SSD caching, and meanwhile uses a buffer to aggregate small writes into large writes. As suitable data blocks are filtered out to enter to SSD, at the SSD level, uCache simply uses LRU to manage cached content. The experimental evaluation shows that uCache can effectively reduce unnecessary writes and avoid slow small writes. Compared to LIRS and Sieve Store, uCache achieves higher utility of SSD in a two-level cache.",
keywords = "Cache, Lifetime, Performance, SSD, Utility",
author = "Dejun Jiang and Yukun Che and Jin Xiong and Xiaosong Ma",
year = "2014",
month = "1",
day = "1",
doi = "10.1109/HPCC.and.EUC.2013.63",
language = "English",
isbn = "9780769550886",
pages = "391--398",
booktitle = "Proceedings - 2013 IEEE International Conference on High Performance Computing and Communications, HPCC 2013 and 2013 IEEE International Conference on Embedded and Ubiquitous Computing, EUC 2013",
publisher = "IEEE Computer Society",

}

TY - GEN

T1 - UCache

T2 - A utility-aware multilevel SSD cache management policy

AU - Jiang, Dejun

AU - Che, Yukun

AU - Xiong, Jin

AU - Ma, Xiaosong

PY - 2014/1/1

Y1 - 2014/1/1

N2 - SSD is widely adopted as a cache device thanks to its fast data access and large capacity. In order to complement DRAM-based cache, SSD can serve as a second level cache to form a multilevel cache together with DRAM. However, the inherent features of SSD, such as limited lifetime and slow small writes, make it non-trivial to design a multilevel SSD cache management policy. Traditional DRAM-based cache policies mainly target single level cache, while current SSD cache policies mainly focus on increasing SSD lifetime. In this paper, we propose a utility-aware multilevel SSD cache policy uCache. At the DRAM level, uCache employs a filter to figure out suitable data for SSD caching, and meanwhile uses a buffer to aggregate small writes into large writes. As suitable data blocks are filtered out to enter to SSD, at the SSD level, uCache simply uses LRU to manage cached content. The experimental evaluation shows that uCache can effectively reduce unnecessary writes and avoid slow small writes. Compared to LIRS and Sieve Store, uCache achieves higher utility of SSD in a two-level cache.

AB - SSD is widely adopted as a cache device thanks to its fast data access and large capacity. In order to complement DRAM-based cache, SSD can serve as a second level cache to form a multilevel cache together with DRAM. However, the inherent features of SSD, such as limited lifetime and slow small writes, make it non-trivial to design a multilevel SSD cache management policy. Traditional DRAM-based cache policies mainly target single level cache, while current SSD cache policies mainly focus on increasing SSD lifetime. In this paper, we propose a utility-aware multilevel SSD cache policy uCache. At the DRAM level, uCache employs a filter to figure out suitable data for SSD caching, and meanwhile uses a buffer to aggregate small writes into large writes. As suitable data blocks are filtered out to enter to SSD, at the SSD level, uCache simply uses LRU to manage cached content. The experimental evaluation shows that uCache can effectively reduce unnecessary writes and avoid slow small writes. Compared to LIRS and Sieve Store, uCache achieves higher utility of SSD in a two-level cache.

KW - Cache

KW - Lifetime

KW - Performance

KW - SSD

KW - Utility

UR - http://www.scopus.com/inward/record.url?scp=84904002998&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84904002998&partnerID=8YFLogxK

U2 - 10.1109/HPCC.and.EUC.2013.63

DO - 10.1109/HPCC.and.EUC.2013.63

M3 - Conference contribution

SN - 9780769550886

SP - 391

EP - 398

BT - Proceedings - 2013 IEEE International Conference on High Performance Computing and Communications, HPCC 2013 and 2013 IEEE International Conference on Embedded and Ubiquitous Computing, EUC 2013

PB - IEEE Computer Society

ER -