Two-step single slope/SAR ADC with error correction for CMOS image sensor

Fang Tang, Amine Bermak, Abbes Amira, Mohieddine Amor Benammar, Debiao He, Xiaojin Zhao

Research output: Contribution to journalArticle

6 Citations (Scopus)

Abstract

Conventional two-step ADC for CMOS image sensor requires full resolution noise performance in the first stage single slope ADC, leading to high power consumption and large chip area. This paper presents an 11-bit two-step single slope/successive approximation register (SAR) ADC scheme for CMOS image sensor applications. The first stage single slope ADC generates a 3-bit data and 1 redundant bit. The redundant bit is combined with the following 8-bit SAR ADC output code using a proposed error correction algorithm. Instead of requiring full resolution noise performance, the first stage single slope circuit of the proposed ADC can tolerate up to 3.125% quantization noise. With the proposed error correction mechanism, the power consumption and chip area of the single slope ADC are significantly reduced. The prototype ADC is fabricated using 0.18 μm CMOS technology. The chip area of the proposed ADC is 7 m × 500 m. The measurement results show that the energy efficiency figure-of-merit (FOM) of the proposed ADC core is only 125 pJ/sample under 1.4 V power supply and the chip area efficiency is 84 k μm2·cycles/sample.

Original languageEnglish
Article number861278
JournalThe Scientific World Journal
Volume2014
DOIs
Publication statusPublished - 2014
Externally publishedYes

Fingerprint

error correction
Error correction
Image sensors
Noise
sensor
Electric Power Supplies
Technology
Electric power utilization
energy efficiency
Energy efficiency
Networks (circuits)

ASJC Scopus subject areas

  • Biochemistry, Genetics and Molecular Biology(all)
  • Environmental Science(all)
  • Medicine(all)

Cite this

Two-step single slope/SAR ADC with error correction for CMOS image sensor. / Tang, Fang; Bermak, Amine; Amira, Abbes; Amor Benammar, Mohieddine; He, Debiao; Zhao, Xiaojin.

In: The Scientific World Journal, Vol. 2014, 861278, 2014.

Research output: Contribution to journalArticle

Tang, Fang ; Bermak, Amine ; Amira, Abbes ; Amor Benammar, Mohieddine ; He, Debiao ; Zhao, Xiaojin. / Two-step single slope/SAR ADC with error correction for CMOS image sensor. In: The Scientific World Journal. 2014 ; Vol. 2014.
@article{8cd5eb1211c441d7aed98fa984e642a1,
title = "Two-step single slope/SAR ADC with error correction for CMOS image sensor",
abstract = "Conventional two-step ADC for CMOS image sensor requires full resolution noise performance in the first stage single slope ADC, leading to high power consumption and large chip area. This paper presents an 11-bit two-step single slope/successive approximation register (SAR) ADC scheme for CMOS image sensor applications. The first stage single slope ADC generates a 3-bit data and 1 redundant bit. The redundant bit is combined with the following 8-bit SAR ADC output code using a proposed error correction algorithm. Instead of requiring full resolution noise performance, the first stage single slope circuit of the proposed ADC can tolerate up to 3.125{\%} quantization noise. With the proposed error correction mechanism, the power consumption and chip area of the single slope ADC are significantly reduced. The prototype ADC is fabricated using 0.18 μm CMOS technology. The chip area of the proposed ADC is 7 m × 500 m. The measurement results show that the energy efficiency figure-of-merit (FOM) of the proposed ADC core is only 125 pJ/sample under 1.4 V power supply and the chip area efficiency is 84 k μm2·cycles/sample.",
author = "Fang Tang and Amine Bermak and Abbes Amira and {Amor Benammar}, Mohieddine and Debiao He and Xiaojin Zhao",
year = "2014",
doi = "10.1155/2014/861278",
language = "English",
volume = "2014",
journal = "The Scientific World Journal",
issn = "2356-6140",
publisher = "Hindawi Publishing Corporation",

}

TY - JOUR

T1 - Two-step single slope/SAR ADC with error correction for CMOS image sensor

AU - Tang, Fang

AU - Bermak, Amine

AU - Amira, Abbes

AU - Amor Benammar, Mohieddine

AU - He, Debiao

AU - Zhao, Xiaojin

PY - 2014

Y1 - 2014

N2 - Conventional two-step ADC for CMOS image sensor requires full resolution noise performance in the first stage single slope ADC, leading to high power consumption and large chip area. This paper presents an 11-bit two-step single slope/successive approximation register (SAR) ADC scheme for CMOS image sensor applications. The first stage single slope ADC generates a 3-bit data and 1 redundant bit. The redundant bit is combined with the following 8-bit SAR ADC output code using a proposed error correction algorithm. Instead of requiring full resolution noise performance, the first stage single slope circuit of the proposed ADC can tolerate up to 3.125% quantization noise. With the proposed error correction mechanism, the power consumption and chip area of the single slope ADC are significantly reduced. The prototype ADC is fabricated using 0.18 μm CMOS technology. The chip area of the proposed ADC is 7 m × 500 m. The measurement results show that the energy efficiency figure-of-merit (FOM) of the proposed ADC core is only 125 pJ/sample under 1.4 V power supply and the chip area efficiency is 84 k μm2·cycles/sample.

AB - Conventional two-step ADC for CMOS image sensor requires full resolution noise performance in the first stage single slope ADC, leading to high power consumption and large chip area. This paper presents an 11-bit two-step single slope/successive approximation register (SAR) ADC scheme for CMOS image sensor applications. The first stage single slope ADC generates a 3-bit data and 1 redundant bit. The redundant bit is combined with the following 8-bit SAR ADC output code using a proposed error correction algorithm. Instead of requiring full resolution noise performance, the first stage single slope circuit of the proposed ADC can tolerate up to 3.125% quantization noise. With the proposed error correction mechanism, the power consumption and chip area of the single slope ADC are significantly reduced. The prototype ADC is fabricated using 0.18 μm CMOS technology. The chip area of the proposed ADC is 7 m × 500 m. The measurement results show that the energy efficiency figure-of-merit (FOM) of the proposed ADC core is only 125 pJ/sample under 1.4 V power supply and the chip area efficiency is 84 k μm2·cycles/sample.

UR - http://www.scopus.com/inward/record.url?scp=84893866537&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84893866537&partnerID=8YFLogxK

U2 - 10.1155/2014/861278

DO - 10.1155/2014/861278

M3 - Article

VL - 2014

JO - The Scientific World Journal

JF - The Scientific World Journal

SN - 2356-6140

M1 - 861278

ER -