Scalable memory management for ATM systems

D. N. Serpanos, P. Karakonstantis

Research output: Chapter in Book/Report/Conference proceedingChapter

Abstract

The scalability of SDH/SONET to high speeds places strict performance requirements on ATM systems. Throughput preservation of link speed through protocols to a higher layer application is a known problem in high-speed communication systems, which becomes more acute as link speed increases and is being addressed with designs that offer high speed data paths and high embedded processing power. We introduce a specialized, high-speed, scalable and reusable Queue Manager (QM) for ATM systems, which enables high-speed data transfer to/from system memory and management of logical data structures. We describe its architecture, and then we present implementations in hardware as well as in software for embedded systems. We evaluate the implementations, demonstrating the performance improvement and the system scalability.

Original languageEnglish
Title of host publicationIEEE Symposium on Computers and Communications - Proceedings
Pages385-390
Number of pages6
Publication statusPublished - 1 Jan 2000
Externally publishedYes
EventISCC 2000 - 5th IEEE Symposium on Computers and Communications -
Duration: 3 Jul 20006 Jul 2000

Other

OtherISCC 2000 - 5th IEEE Symposium on Computers and Communications
Period3/7/006/7/00

Fingerprint

Automatic teller machines
Computer systems
Data storage equipment
Scalability
Data transfer
Embedded systems
Computer hardware
Data structures
Communication systems
Managers
Throughput
Network protocols
Processing

ASJC Scopus subject areas

  • Computer Science(all)
  • Engineering(all)

Cite this

Serpanos, D. N., & Karakonstantis, P. (2000). Scalable memory management for ATM systems. In IEEE Symposium on Computers and Communications - Proceedings (pp. 385-390)

Scalable memory management for ATM systems. / Serpanos, D. N.; Karakonstantis, P.

IEEE Symposium on Computers and Communications - Proceedings. 2000. p. 385-390.

Research output: Chapter in Book/Report/Conference proceedingChapter

Serpanos, DN & Karakonstantis, P 2000, Scalable memory management for ATM systems. in IEEE Symposium on Computers and Communications - Proceedings. pp. 385-390, ISCC 2000 - 5th IEEE Symposium on Computers and Communications, 3/7/00.
Serpanos DN, Karakonstantis P. Scalable memory management for ATM systems. In IEEE Symposium on Computers and Communications - Proceedings. 2000. p. 385-390
Serpanos, D. N. ; Karakonstantis, P. / Scalable memory management for ATM systems. IEEE Symposium on Computers and Communications - Proceedings. 2000. pp. 385-390
@inbook{98e502b2b0594f38b155dfda176a8c89,
title = "Scalable memory management for ATM systems",
abstract = "The scalability of SDH/SONET to high speeds places strict performance requirements on ATM systems. Throughput preservation of link speed through protocols to a higher layer application is a known problem in high-speed communication systems, which becomes more acute as link speed increases and is being addressed with designs that offer high speed data paths and high embedded processing power. We introduce a specialized, high-speed, scalable and reusable Queue Manager (QM) for ATM systems, which enables high-speed data transfer to/from system memory and management of logical data structures. We describe its architecture, and then we present implementations in hardware as well as in software for embedded systems. We evaluate the implementations, demonstrating the performance improvement and the system scalability.",
author = "Serpanos, {D. N.} and P. Karakonstantis",
year = "2000",
month = "1",
day = "1",
language = "English",
pages = "385--390",
booktitle = "IEEE Symposium on Computers and Communications - Proceedings",

}

TY - CHAP

T1 - Scalable memory management for ATM systems

AU - Serpanos, D. N.

AU - Karakonstantis, P.

PY - 2000/1/1

Y1 - 2000/1/1

N2 - The scalability of SDH/SONET to high speeds places strict performance requirements on ATM systems. Throughput preservation of link speed through protocols to a higher layer application is a known problem in high-speed communication systems, which becomes more acute as link speed increases and is being addressed with designs that offer high speed data paths and high embedded processing power. We introduce a specialized, high-speed, scalable and reusable Queue Manager (QM) for ATM systems, which enables high-speed data transfer to/from system memory and management of logical data structures. We describe its architecture, and then we present implementations in hardware as well as in software for embedded systems. We evaluate the implementations, demonstrating the performance improvement and the system scalability.

AB - The scalability of SDH/SONET to high speeds places strict performance requirements on ATM systems. Throughput preservation of link speed through protocols to a higher layer application is a known problem in high-speed communication systems, which becomes more acute as link speed increases and is being addressed with designs that offer high speed data paths and high embedded processing power. We introduce a specialized, high-speed, scalable and reusable Queue Manager (QM) for ATM systems, which enables high-speed data transfer to/from system memory and management of logical data structures. We describe its architecture, and then we present implementations in hardware as well as in software for embedded systems. We evaluate the implementations, demonstrating the performance improvement and the system scalability.

UR - http://www.scopus.com/inward/record.url?scp=0033723828&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0033723828&partnerID=8YFLogxK

M3 - Chapter

SP - 385

EP - 390

BT - IEEE Symposium on Computers and Communications - Proceedings

ER -