Robust phase locked-loop algorithm for single-phase utility-interactive inverters

Ali Elrayyah, Yilmaz Sozer, Malik Elbuluk

Research output: Contribution to journalArticle

22 Citations (Scopus)

Abstract

An accurate, robust and efficient transport-delay based phase-lock loop (TDPLL) algorithm is proposed for single phase utility interactive inverters. The traditional TDPLL has low complexity and its transient response is smooth, but its performance is significantly affected by the change in the grid frequency. The proposed TDPLL is designed to have robustness against grid frequency variations. The proposed method uses two delays instead of one to cancel the grid frequency variation effect. Since the grid voltage could be polluted by harmonics and may suffer from sag/swell anomalies, the proposed method is enhanced further to be robust against these sources of disturbances. Moreover, a method is proposed to tune the parameters of the system. The performance of the proposed PLL is validated through simulations and experimental results.

Original languageEnglish
Pages (from-to)1064-1072
Number of pages9
JournalIET Power Electronics
Volume7
Issue number5
DOIs
Publication statusPublished - 2014
Externally publishedYes

Fingerprint

Phase locked loops
Transient analysis
Electric potential

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Robust phase locked-loop algorithm for single-phase utility-interactive inverters. / Elrayyah, Ali; Sozer, Yilmaz; Elbuluk, Malik.

In: IET Power Electronics, Vol. 7, No. 5, 2014, p. 1064-1072.

Research output: Contribution to journalArticle

Elrayyah, Ali ; Sozer, Yilmaz ; Elbuluk, Malik. / Robust phase locked-loop algorithm for single-phase utility-interactive inverters. In: IET Power Electronics. 2014 ; Vol. 7, No. 5. pp. 1064-1072.
@article{3e85150133a14910b5ed67202073e0c0,
title = "Robust phase locked-loop algorithm for single-phase utility-interactive inverters",
abstract = "An accurate, robust and efficient transport-delay based phase-lock loop (TDPLL) algorithm is proposed for single phase utility interactive inverters. The traditional TDPLL has low complexity and its transient response is smooth, but its performance is significantly affected by the change in the grid frequency. The proposed TDPLL is designed to have robustness against grid frequency variations. The proposed method uses two delays instead of one to cancel the grid frequency variation effect. Since the grid voltage could be polluted by harmonics and may suffer from sag/swell anomalies, the proposed method is enhanced further to be robust against these sources of disturbances. Moreover, a method is proposed to tune the parameters of the system. The performance of the proposed PLL is validated through simulations and experimental results.",
author = "Ali Elrayyah and Yilmaz Sozer and Malik Elbuluk",
year = "2014",
doi = "10.1049/iet-pel.2013.0351",
language = "English",
volume = "7",
pages = "1064--1072",
journal = "IET Power Electronics",
issn = "1755-4535",
publisher = "Institution of Engineering and Technology",
number = "5",

}

TY - JOUR

T1 - Robust phase locked-loop algorithm for single-phase utility-interactive inverters

AU - Elrayyah, Ali

AU - Sozer, Yilmaz

AU - Elbuluk, Malik

PY - 2014

Y1 - 2014

N2 - An accurate, robust and efficient transport-delay based phase-lock loop (TDPLL) algorithm is proposed for single phase utility interactive inverters. The traditional TDPLL has low complexity and its transient response is smooth, but its performance is significantly affected by the change in the grid frequency. The proposed TDPLL is designed to have robustness against grid frequency variations. The proposed method uses two delays instead of one to cancel the grid frequency variation effect. Since the grid voltage could be polluted by harmonics and may suffer from sag/swell anomalies, the proposed method is enhanced further to be robust against these sources of disturbances. Moreover, a method is proposed to tune the parameters of the system. The performance of the proposed PLL is validated through simulations and experimental results.

AB - An accurate, robust and efficient transport-delay based phase-lock loop (TDPLL) algorithm is proposed for single phase utility interactive inverters. The traditional TDPLL has low complexity and its transient response is smooth, but its performance is significantly affected by the change in the grid frequency. The proposed TDPLL is designed to have robustness against grid frequency variations. The proposed method uses two delays instead of one to cancel the grid frequency variation effect. Since the grid voltage could be polluted by harmonics and may suffer from sag/swell anomalies, the proposed method is enhanced further to be robust against these sources of disturbances. Moreover, a method is proposed to tune the parameters of the system. The performance of the proposed PLL is validated through simulations and experimental results.

UR - http://www.scopus.com/inward/record.url?scp=84899631853&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84899631853&partnerID=8YFLogxK

U2 - 10.1049/iet-pel.2013.0351

DO - 10.1049/iet-pel.2013.0351

M3 - Article

VL - 7

SP - 1064

EP - 1072

JO - IET Power Electronics

JF - IET Power Electronics

SN - 1755-4535

IS - 5

ER -