Radiation-Hardened CMOS Negative Voltage Reference for Aerospace Application

Fan Liu, Feng Yang, Han Wang, Xun Xiang, Xichuan Zhou, Shengdong Hu, Zhi Lin, Amine Bermak, Fang Tang

Research output: Contribution to journalArticle

2 Citations (Scopus)

Abstract

Voltage reference is the key module in analog and mixed-signal integrated circuits. This paper presents a radiation-hardened CMOS negative voltage reference for aerospace electronics. To improve the antiradiation performance, in the circuit design, the input pair of the operational amplifier is replaced from pMOS to nMOS. An extra unity-gain amplification stage is added and the compensation network is optimized. Besides, the start-up circuit is redesigned. In the layout design, the annular-gate structure is adopted to eliminate electric leakage, while the layout technique against single-event latch-up is also used. The prototype of the proposed circuit is fabricated using a bulk CMOS 0.6-μm process with a 547μm× 618μm chip area. By using the proposed circuit and layout optimizations, the measured temperature coefficient of reference is reduced to 13 ppm/°C and the output voltage drift is below 1.2% after 300-krad(Si) total ionizing dose. The measured single-event latch-up threshold is above 94.6 MeVcm2/mg.

Original languageEnglish
Article number7997771
Pages (from-to)2505-2510
Number of pages6
JournalIEEE Transactions on Nuclear Science
Volume64
Issue number9
DOIs
Publication statusPublished - 1 Sep 2017

Fingerprint

Aerospace applications
CMOS
latch-up
layouts
Radiation
Networks (circuits)
Electric potential
electric potential
radiation
operational amplifiers
Operational amplifiers
integrated circuits
Amplification
unity
leakage
Electronic equipment
modules
chips
prototypes
analogs

Keywords

  • Aerospace electronics
  • analog integrated circuit
  • CMOS voltage reference
  • radiation hardening
  • single-event latch-up
  • voltage drift

ASJC Scopus subject areas

  • Nuclear and High Energy Physics
  • Nuclear Energy and Engineering
  • Electrical and Electronic Engineering

Cite this

Liu, F., Yang, F., Wang, H., Xiang, X., Zhou, X., Hu, S., ... Tang, F. (2017). Radiation-Hardened CMOS Negative Voltage Reference for Aerospace Application. IEEE Transactions on Nuclear Science, 64(9), 2505-2510. [7997771]. https://doi.org/10.1109/TNS.2017.2733738

Radiation-Hardened CMOS Negative Voltage Reference for Aerospace Application. / Liu, Fan; Yang, Feng; Wang, Han; Xiang, Xun; Zhou, Xichuan; Hu, Shengdong; Lin, Zhi; Bermak, Amine; Tang, Fang.

In: IEEE Transactions on Nuclear Science, Vol. 64, No. 9, 7997771, 01.09.2017, p. 2505-2510.

Research output: Contribution to journalArticle

Liu, F, Yang, F, Wang, H, Xiang, X, Zhou, X, Hu, S, Lin, Z, Bermak, A & Tang, F 2017, 'Radiation-Hardened CMOS Negative Voltage Reference for Aerospace Application', IEEE Transactions on Nuclear Science, vol. 64, no. 9, 7997771, pp. 2505-2510. https://doi.org/10.1109/TNS.2017.2733738
Liu, Fan ; Yang, Feng ; Wang, Han ; Xiang, Xun ; Zhou, Xichuan ; Hu, Shengdong ; Lin, Zhi ; Bermak, Amine ; Tang, Fang. / Radiation-Hardened CMOS Negative Voltage Reference for Aerospace Application. In: IEEE Transactions on Nuclear Science. 2017 ; Vol. 64, No. 9. pp. 2505-2510.
@article{455a481f67884f82adb57790f48c02b4,
title = "Radiation-Hardened CMOS Negative Voltage Reference for Aerospace Application",
abstract = "Voltage reference is the key module in analog and mixed-signal integrated circuits. This paper presents a radiation-hardened CMOS negative voltage reference for aerospace electronics. To improve the antiradiation performance, in the circuit design, the input pair of the operational amplifier is replaced from pMOS to nMOS. An extra unity-gain amplification stage is added and the compensation network is optimized. Besides, the start-up circuit is redesigned. In the layout design, the annular-gate structure is adopted to eliminate electric leakage, while the layout technique against single-event latch-up is also used. The prototype of the proposed circuit is fabricated using a bulk CMOS 0.6-μm process with a 547μm× 618μm chip area. By using the proposed circuit and layout optimizations, the measured temperature coefficient of reference is reduced to 13 ppm/°C and the output voltage drift is below 1.2{\%} after 300-krad(Si) total ionizing dose. The measured single-event latch-up threshold is above 94.6 MeVcm2/mg.",
keywords = "Aerospace electronics, analog integrated circuit, CMOS voltage reference, radiation hardening, single-event latch-up, voltage drift",
author = "Fan Liu and Feng Yang and Han Wang and Xun Xiang and Xichuan Zhou and Shengdong Hu and Zhi Lin and Amine Bermak and Fang Tang",
year = "2017",
month = "9",
day = "1",
doi = "10.1109/TNS.2017.2733738",
language = "English",
volume = "64",
pages = "2505--2510",
journal = "IEEE Transactions on Nuclear Science",
issn = "0018-9499",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "9",

}

TY - JOUR

T1 - Radiation-Hardened CMOS Negative Voltage Reference for Aerospace Application

AU - Liu, Fan

AU - Yang, Feng

AU - Wang, Han

AU - Xiang, Xun

AU - Zhou, Xichuan

AU - Hu, Shengdong

AU - Lin, Zhi

AU - Bermak, Amine

AU - Tang, Fang

PY - 2017/9/1

Y1 - 2017/9/1

N2 - Voltage reference is the key module in analog and mixed-signal integrated circuits. This paper presents a radiation-hardened CMOS negative voltage reference for aerospace electronics. To improve the antiradiation performance, in the circuit design, the input pair of the operational amplifier is replaced from pMOS to nMOS. An extra unity-gain amplification stage is added and the compensation network is optimized. Besides, the start-up circuit is redesigned. In the layout design, the annular-gate structure is adopted to eliminate electric leakage, while the layout technique against single-event latch-up is also used. The prototype of the proposed circuit is fabricated using a bulk CMOS 0.6-μm process with a 547μm× 618μm chip area. By using the proposed circuit and layout optimizations, the measured temperature coefficient of reference is reduced to 13 ppm/°C and the output voltage drift is below 1.2% after 300-krad(Si) total ionizing dose. The measured single-event latch-up threshold is above 94.6 MeVcm2/mg.

AB - Voltage reference is the key module in analog and mixed-signal integrated circuits. This paper presents a radiation-hardened CMOS negative voltage reference for aerospace electronics. To improve the antiradiation performance, in the circuit design, the input pair of the operational amplifier is replaced from pMOS to nMOS. An extra unity-gain amplification stage is added and the compensation network is optimized. Besides, the start-up circuit is redesigned. In the layout design, the annular-gate structure is adopted to eliminate electric leakage, while the layout technique against single-event latch-up is also used. The prototype of the proposed circuit is fabricated using a bulk CMOS 0.6-μm process with a 547μm× 618μm chip area. By using the proposed circuit and layout optimizations, the measured temperature coefficient of reference is reduced to 13 ppm/°C and the output voltage drift is below 1.2% after 300-krad(Si) total ionizing dose. The measured single-event latch-up threshold is above 94.6 MeVcm2/mg.

KW - Aerospace electronics

KW - analog integrated circuit

KW - CMOS voltage reference

KW - radiation hardening

KW - single-event latch-up

KW - voltage drift

UR - http://www.scopus.com/inward/record.url?scp=85028936611&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85028936611&partnerID=8YFLogxK

U2 - 10.1109/TNS.2017.2733738

DO - 10.1109/TNS.2017.2733738

M3 - Article

VL - 64

SP - 2505

EP - 2510

JO - IEEE Transactions on Nuclear Science

JF - IEEE Transactions on Nuclear Science

SN - 0018-9499

IS - 9

M1 - 7997771

ER -