Programmable multi-task on-chip processing for CMOS imagers

F. Boussaid, Amine Bermak, A. Bouzerdoum

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

Programmable multi-task on-chip processing is proposed for improving the performance of CMOS imagers in terms of sensitivity adaptation and image processing capabilities. The current-mode fully analog on-chip processing only performs computations during the readout and analog-to-digital conversion phases, removing the need for any in-pixel or focal-plane processing circuitry. A VLSI implementation, in AMI 0.5μm CMOS process, results in significant silicon area savings as processing circuitry accounts for less than 20% of the imager prototype core area. Only three externally tunable parameters are required to fully define the processing task to be carried out by the 32x32 CMOS imager prototype, which performs sensitivity adaptation, edge detection or image enhancement on read-out.

Original languageEnglish
Title of host publicationProceedings - International Conference on MEMS, NANO and Smart Systems, ICMENS 2003
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages227-232
Number of pages6
ISBN (Electronic)0769519474, 9780769519470
DOIs
Publication statusPublished - 2003
Externally publishedYes
EventInternational Conference on MEMS, NANO and Smart Systems, ICMENS 2003 - Banff, Canada
Duration: 20 Jul 200323 Jul 2003

Other

OtherInternational Conference on MEMS, NANO and Smart Systems, ICMENS 2003
CountryCanada
CityBanff
Period20/7/0323/7/03

Fingerprint

Image sensors
Processing
Image enhancement
Analog to digital conversion
Edge detection
Silicon
Image processing
Pixels

Keywords

  • Ambient intelligence
  • Analog computers
  • Analog-digital conversion
  • Circuits
  • CMOS image sensors
  • CMOS process
  • Image processing
  • Prototypes
  • Silicon
  • Very large scale integration

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Biomaterials
  • Materials Science (miscellaneous)
  • Electronic, Optical and Magnetic Materials
  • Surfaces, Coatings and Films

Cite this

Boussaid, F., Bermak, A., & Bouzerdoum, A. (2003). Programmable multi-task on-chip processing for CMOS imagers. In Proceedings - International Conference on MEMS, NANO and Smart Systems, ICMENS 2003 (pp. 227-232). [1221997] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ICMENS.2003.1221997

Programmable multi-task on-chip processing for CMOS imagers. / Boussaid, F.; Bermak, Amine; Bouzerdoum, A.

Proceedings - International Conference on MEMS, NANO and Smart Systems, ICMENS 2003. Institute of Electrical and Electronics Engineers Inc., 2003. p. 227-232 1221997.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Boussaid, F, Bermak, A & Bouzerdoum, A 2003, Programmable multi-task on-chip processing for CMOS imagers. in Proceedings - International Conference on MEMS, NANO and Smart Systems, ICMENS 2003., 1221997, Institute of Electrical and Electronics Engineers Inc., pp. 227-232, International Conference on MEMS, NANO and Smart Systems, ICMENS 2003, Banff, Canada, 20/7/03. https://doi.org/10.1109/ICMENS.2003.1221997
Boussaid F, Bermak A, Bouzerdoum A. Programmable multi-task on-chip processing for CMOS imagers. In Proceedings - International Conference on MEMS, NANO and Smart Systems, ICMENS 2003. Institute of Electrical and Electronics Engineers Inc. 2003. p. 227-232. 1221997 https://doi.org/10.1109/ICMENS.2003.1221997
Boussaid, F. ; Bermak, Amine ; Bouzerdoum, A. / Programmable multi-task on-chip processing for CMOS imagers. Proceedings - International Conference on MEMS, NANO and Smart Systems, ICMENS 2003. Institute of Electrical and Electronics Engineers Inc., 2003. pp. 227-232
@inproceedings{2ee6c48ac3c24879946e6fb9d1bac619,
title = "Programmable multi-task on-chip processing for CMOS imagers",
abstract = "Programmable multi-task on-chip processing is proposed for improving the performance of CMOS imagers in terms of sensitivity adaptation and image processing capabilities. The current-mode fully analog on-chip processing only performs computations during the readout and analog-to-digital conversion phases, removing the need for any in-pixel or focal-plane processing circuitry. A VLSI implementation, in AMI 0.5μm CMOS process, results in significant silicon area savings as processing circuitry accounts for less than 20{\%} of the imager prototype core area. Only three externally tunable parameters are required to fully define the processing task to be carried out by the 32x32 CMOS imager prototype, which performs sensitivity adaptation, edge detection or image enhancement on read-out.",
keywords = "Ambient intelligence, Analog computers, Analog-digital conversion, Circuits, CMOS image sensors, CMOS process, Image processing, Prototypes, Silicon, Very large scale integration",
author = "F. Boussaid and Amine Bermak and A. Bouzerdoum",
year = "2003",
doi = "10.1109/ICMENS.2003.1221997",
language = "English",
pages = "227--232",
booktitle = "Proceedings - International Conference on MEMS, NANO and Smart Systems, ICMENS 2003",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - GEN

T1 - Programmable multi-task on-chip processing for CMOS imagers

AU - Boussaid, F.

AU - Bermak, Amine

AU - Bouzerdoum, A.

PY - 2003

Y1 - 2003

N2 - Programmable multi-task on-chip processing is proposed for improving the performance of CMOS imagers in terms of sensitivity adaptation and image processing capabilities. The current-mode fully analog on-chip processing only performs computations during the readout and analog-to-digital conversion phases, removing the need for any in-pixel or focal-plane processing circuitry. A VLSI implementation, in AMI 0.5μm CMOS process, results in significant silicon area savings as processing circuitry accounts for less than 20% of the imager prototype core area. Only three externally tunable parameters are required to fully define the processing task to be carried out by the 32x32 CMOS imager prototype, which performs sensitivity adaptation, edge detection or image enhancement on read-out.

AB - Programmable multi-task on-chip processing is proposed for improving the performance of CMOS imagers in terms of sensitivity adaptation and image processing capabilities. The current-mode fully analog on-chip processing only performs computations during the readout and analog-to-digital conversion phases, removing the need for any in-pixel or focal-plane processing circuitry. A VLSI implementation, in AMI 0.5μm CMOS process, results in significant silicon area savings as processing circuitry accounts for less than 20% of the imager prototype core area. Only three externally tunable parameters are required to fully define the processing task to be carried out by the 32x32 CMOS imager prototype, which performs sensitivity adaptation, edge detection or image enhancement on read-out.

KW - Ambient intelligence

KW - Analog computers

KW - Analog-digital conversion

KW - Circuits

KW - CMOS image sensors

KW - CMOS process

KW - Image processing

KW - Prototypes

KW - Silicon

KW - Very large scale integration

UR - http://www.scopus.com/inward/record.url?scp=84943743377&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84943743377&partnerID=8YFLogxK

U2 - 10.1109/ICMENS.2003.1221997

DO - 10.1109/ICMENS.2003.1221997

M3 - Conference contribution

SP - 227

EP - 232

BT - Proceedings - International Conference on MEMS, NANO and Smart Systems, ICMENS 2003

PB - Institute of Electrical and Electronics Engineers Inc.

ER -