Power Bounds and Energy Efficiency in Incremental ΔΣ Analog-to-Digital Converters

Saqib Mohamad, Jie Yuan, Amine Bermak

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

Incremental analog-to-digital-converters (IADCs) are variants of △Σ ADCs, which have been increasingly used for low-power sensory applications in recent years. Most IADC applications require high resolution and high energy efficiency. In this paper, we present a systematic analysis of IADCs. We derive analytical design equations for practical IADC designs. Process limitations are included in the model as well. The equations are verified with a 14-bit second-order IADC design in a 0.18-μm process. With the design equations, the theoretical energy efficiency bound is derived for IADCs. The efficiency bound is compared with previously reported IADC designs. It is found that the derived bound matches existing designs well.

Original languageEnglish
JournalIEEE Transactions on Circuits and Systems I: Regular Papers
DOIs
Publication statusAccepted/In press - 30 Jun 2018

Fingerprint

Digital to analog conversion
Energy efficiency

Keywords

  • Analog-digital conversion
  • CMOS analog integrated circuits
  • delta-sigma ADC
  • energy efficiency.
  • incremental ADC
  • switched-capacitor circuits

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

@article{cce1129ba726427f93b5620cc9bf2923,
title = "Power Bounds and Energy Efficiency in Incremental ΔΣ Analog-to-Digital Converters",
abstract = "Incremental analog-to-digital-converters (IADCs) are variants of △Σ ADCs, which have been increasingly used for low-power sensory applications in recent years. Most IADC applications require high resolution and high energy efficiency. In this paper, we present a systematic analysis of IADCs. We derive analytical design equations for practical IADC designs. Process limitations are included in the model as well. The equations are verified with a 14-bit second-order IADC design in a 0.18-μm process. With the design equations, the theoretical energy efficiency bound is derived for IADCs. The efficiency bound is compared with previously reported IADC designs. It is found that the derived bound matches existing designs well.",
keywords = "Analog-digital conversion, CMOS analog integrated circuits, delta-sigma ADC, energy efficiency., incremental ADC, switched-capacitor circuits",
author = "Saqib Mohamad and Jie Yuan and Amine Bermak",
year = "2018",
month = "6",
day = "30",
doi = "10.1109/TCSI.2018.2847691",
language = "English",
journal = "IEEE Transactions on Circuits and Systems II: Express Briefs",
issn = "1549-8328",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - JOUR

T1 - Power Bounds and Energy Efficiency in Incremental ΔΣ Analog-to-Digital Converters

AU - Mohamad, Saqib

AU - Yuan, Jie

AU - Bermak, Amine

PY - 2018/6/30

Y1 - 2018/6/30

N2 - Incremental analog-to-digital-converters (IADCs) are variants of △Σ ADCs, which have been increasingly used for low-power sensory applications in recent years. Most IADC applications require high resolution and high energy efficiency. In this paper, we present a systematic analysis of IADCs. We derive analytical design equations for practical IADC designs. Process limitations are included in the model as well. The equations are verified with a 14-bit second-order IADC design in a 0.18-μm process. With the design equations, the theoretical energy efficiency bound is derived for IADCs. The efficiency bound is compared with previously reported IADC designs. It is found that the derived bound matches existing designs well.

AB - Incremental analog-to-digital-converters (IADCs) are variants of △Σ ADCs, which have been increasingly used for low-power sensory applications in recent years. Most IADC applications require high resolution and high energy efficiency. In this paper, we present a systematic analysis of IADCs. We derive analytical design equations for practical IADC designs. Process limitations are included in the model as well. The equations are verified with a 14-bit second-order IADC design in a 0.18-μm process. With the design equations, the theoretical energy efficiency bound is derived for IADCs. The efficiency bound is compared with previously reported IADC designs. It is found that the derived bound matches existing designs well.

KW - Analog-digital conversion

KW - CMOS analog integrated circuits

KW - delta-sigma ADC

KW - energy efficiency.

KW - incremental ADC

KW - switched-capacitor circuits

UR - http://www.scopus.com/inward/record.url?scp=85049341953&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85049341953&partnerID=8YFLogxK

U2 - 10.1109/TCSI.2018.2847691

DO - 10.1109/TCSI.2018.2847691

M3 - Article

AN - SCOPUS:85049341953

JO - IEEE Transactions on Circuits and Systems II: Express Briefs

JF - IEEE Transactions on Circuits and Systems II: Express Briefs

SN - 1549-8328

ER -