Performance enhanced voltage scaling in FPGAs

S. Chandrasekaran, A. Amira, Amine Bermak, M. Shi

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Citations (Scopus)

Abstract

As Field Programmable Gate Array (FPGA) based systems scale up in complexity, energy aware designs paradigms with strict power budgets require the designer to explore all viable options for minimising dynamic power consumption. The concepts of parallelism and pipelining have long been exploited in CMOS chips to reduce power and energy consumption. In this paper, a systematic empirical study of the tradeoffs between degree of parallelism, threshold voltage and power consumption under constant throughput conditions commercially available FPGAs has been presented. Results indicate that there is excellent scope for reduction in dynamic voltage by suitably applying the tradeoffs in FPGA based designs in order to achieve energy efficient implementations.

Original languageEnglish
Title of host publication2007 International Symposium on Integrated Circuits, ISIC
Pages477-480
Number of pages4
DOIs
Publication statusPublished - 2007
Externally publishedYes
Event2007 International Symposium on Integrated Circuits, ISIC - Singapore, Singapore
Duration: 26 Sep 200728 Sep 2007

Other

Other2007 International Symposium on Integrated Circuits, ISIC
CountrySingapore
CitySingapore
Period26/9/0728/9/07

Fingerprint

Field programmable gate arrays (FPGA)
Electric power utilization
Threshold voltage
Energy utilization
Throughput
Electric potential
Voltage scaling

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Chandrasekaran, S., Amira, A., Bermak, A., & Shi, M. (2007). Performance enhanced voltage scaling in FPGAs. In 2007 International Symposium on Integrated Circuits, ISIC (pp. 477-480). [4441902] https://doi.org/10.1109/ISICIR.2007.4441902

Performance enhanced voltage scaling in FPGAs. / Chandrasekaran, S.; Amira, A.; Bermak, Amine; Shi, M.

2007 International Symposium on Integrated Circuits, ISIC. 2007. p. 477-480 4441902.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Chandrasekaran, S, Amira, A, Bermak, A & Shi, M 2007, Performance enhanced voltage scaling in FPGAs. in 2007 International Symposium on Integrated Circuits, ISIC., 4441902, pp. 477-480, 2007 International Symposium on Integrated Circuits, ISIC, Singapore, Singapore, 26/9/07. https://doi.org/10.1109/ISICIR.2007.4441902
Chandrasekaran S, Amira A, Bermak A, Shi M. Performance enhanced voltage scaling in FPGAs. In 2007 International Symposium on Integrated Circuits, ISIC. 2007. p. 477-480. 4441902 https://doi.org/10.1109/ISICIR.2007.4441902
Chandrasekaran, S. ; Amira, A. ; Bermak, Amine ; Shi, M. / Performance enhanced voltage scaling in FPGAs. 2007 International Symposium on Integrated Circuits, ISIC. 2007. pp. 477-480
@inproceedings{590ddf62c7c64b61b0a0d4df81c628d5,
title = "Performance enhanced voltage scaling in FPGAs",
abstract = "As Field Programmable Gate Array (FPGA) based systems scale up in complexity, energy aware designs paradigms with strict power budgets require the designer to explore all viable options for minimising dynamic power consumption. The concepts of parallelism and pipelining have long been exploited in CMOS chips to reduce power and energy consumption. In this paper, a systematic empirical study of the tradeoffs between degree of parallelism, threshold voltage and power consumption under constant throughput conditions commercially available FPGAs has been presented. Results indicate that there is excellent scope for reduction in dynamic voltage by suitably applying the tradeoffs in FPGA based designs in order to achieve energy efficient implementations.",
author = "S. Chandrasekaran and A. Amira and Amine Bermak and M. Shi",
year = "2007",
doi = "10.1109/ISICIR.2007.4441902",
language = "English",
isbn = "1424407974",
pages = "477--480",
booktitle = "2007 International Symposium on Integrated Circuits, ISIC",

}

TY - GEN

T1 - Performance enhanced voltage scaling in FPGAs

AU - Chandrasekaran, S.

AU - Amira, A.

AU - Bermak, Amine

AU - Shi, M.

PY - 2007

Y1 - 2007

N2 - As Field Programmable Gate Array (FPGA) based systems scale up in complexity, energy aware designs paradigms with strict power budgets require the designer to explore all viable options for minimising dynamic power consumption. The concepts of parallelism and pipelining have long been exploited in CMOS chips to reduce power and energy consumption. In this paper, a systematic empirical study of the tradeoffs between degree of parallelism, threshold voltage and power consumption under constant throughput conditions commercially available FPGAs has been presented. Results indicate that there is excellent scope for reduction in dynamic voltage by suitably applying the tradeoffs in FPGA based designs in order to achieve energy efficient implementations.

AB - As Field Programmable Gate Array (FPGA) based systems scale up in complexity, energy aware designs paradigms with strict power budgets require the designer to explore all viable options for minimising dynamic power consumption. The concepts of parallelism and pipelining have long been exploited in CMOS chips to reduce power and energy consumption. In this paper, a systematic empirical study of the tradeoffs between degree of parallelism, threshold voltage and power consumption under constant throughput conditions commercially available FPGAs has been presented. Results indicate that there is excellent scope for reduction in dynamic voltage by suitably applying the tradeoffs in FPGA based designs in order to achieve energy efficient implementations.

UR - http://www.scopus.com/inward/record.url?scp=51549095372&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=51549095372&partnerID=8YFLogxK

U2 - 10.1109/ISICIR.2007.4441902

DO - 10.1109/ISICIR.2007.4441902

M3 - Conference contribution

SN - 1424407974

SN - 9781424407972

SP - 477

EP - 480

BT - 2007 International Symposium on Integrated Circuits, ISIC

ER -