Performance and power trade-offs for cryptographic applications in embedded processors

C. Datsios, G. Keramidas, D. Serpanos, P. Soufrilas

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

Cryptographic operations are resource-intensive in terms of computational power and energy consumption. Typical approaches towards secure embedded systems employ dedicated modules, such as ASICs, co-processors, and accelerators, to implement these functions and optimize these hardware modules for the adopted algorithms. In our work, we analyze performance and power trade-offs of typical cryptographic algorithms (DES, AES, and RSA) when executed in processing elements that constitute typical embedded processors. Our goal is to characterize and optimize, performance-wise and power-wise, the sources of inefficiency when the encryption/decryption operations are executed in general purpose embedded processors with different processing and caching capabilities. Our analysis focuses on three major parameters: the parallelism of the core (issue width and size of execution window), voltage and frequency switching in the core, and size of the last-level cache (LLC). Those parameters constitute the major power-consumption contributors in all modern embedded general purpose processors. Our results demonstrate that cryptographic operations can be performed efficiently, in terms of both performance and power consumption, for specific values of the analyzed parameters, indicating that reconfigurable approaches can dynamically optimize processor organization and ameliorate the reported performance and power figures in the context of general purpose embedded processors.

Original languageEnglish
Title of host publicationIEEE International Symposium on Signal Processing and Information Technology, IEEE ISSPIT 2013
PublisherIEEE Computer Society
Pages92-95
Number of pages4
DOIs
Publication statusPublished - 1 Jan 2013
Externally publishedYes
Event13th IEEE International Symposium on Signal Processing and Information Technology, IEEE ISSPIT 2013 - Athens, Greece
Duration: 12 Dec 201315 Dec 2013

Other

Other13th IEEE International Symposium on Signal Processing and Information Technology, IEEE ISSPIT 2013
CountryGreece
CityAthens
Period12/12/1315/12/13

Fingerprint

Electric power utilization
Switching frequency
Application specific integrated circuits
Processing
Embedded systems
Cryptography
Particle accelerators
Energy utilization
Hardware
Electric potential
Coprocessor

Keywords

  • Core Parallelism
  • Cryptographic algorithms
  • Data encryption/Decryption
  • Embedded Processors
  • Voltage and Frequency Scaling

ASJC Scopus subject areas

  • Information Systems
  • Signal Processing

Cite this

Datsios, C., Keramidas, G., Serpanos, D., & Soufrilas, P. (2013). Performance and power trade-offs for cryptographic applications in embedded processors. In IEEE International Symposium on Signal Processing and Information Technology, IEEE ISSPIT 2013 (pp. 92-95). [6781860] IEEE Computer Society. https://doi.org/10.1109/ISSPIT.2013.6781860

Performance and power trade-offs for cryptographic applications in embedded processors. / Datsios, C.; Keramidas, G.; Serpanos, D.; Soufrilas, P.

IEEE International Symposium on Signal Processing and Information Technology, IEEE ISSPIT 2013. IEEE Computer Society, 2013. p. 92-95 6781860.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Datsios, C, Keramidas, G, Serpanos, D & Soufrilas, P 2013, Performance and power trade-offs for cryptographic applications in embedded processors. in IEEE International Symposium on Signal Processing and Information Technology, IEEE ISSPIT 2013., 6781860, IEEE Computer Society, pp. 92-95, 13th IEEE International Symposium on Signal Processing and Information Technology, IEEE ISSPIT 2013, Athens, Greece, 12/12/13. https://doi.org/10.1109/ISSPIT.2013.6781860
Datsios C, Keramidas G, Serpanos D, Soufrilas P. Performance and power trade-offs for cryptographic applications in embedded processors. In IEEE International Symposium on Signal Processing and Information Technology, IEEE ISSPIT 2013. IEEE Computer Society. 2013. p. 92-95. 6781860 https://doi.org/10.1109/ISSPIT.2013.6781860
Datsios, C. ; Keramidas, G. ; Serpanos, D. ; Soufrilas, P. / Performance and power trade-offs for cryptographic applications in embedded processors. IEEE International Symposium on Signal Processing and Information Technology, IEEE ISSPIT 2013. IEEE Computer Society, 2013. pp. 92-95
@inproceedings{2989ec5c8ebc4150afb74bbddf46d62f,
title = "Performance and power trade-offs for cryptographic applications in embedded processors",
abstract = "Cryptographic operations are resource-intensive in terms of computational power and energy consumption. Typical approaches towards secure embedded systems employ dedicated modules, such as ASICs, co-processors, and accelerators, to implement these functions and optimize these hardware modules for the adopted algorithms. In our work, we analyze performance and power trade-offs of typical cryptographic algorithms (DES, AES, and RSA) when executed in processing elements that constitute typical embedded processors. Our goal is to characterize and optimize, performance-wise and power-wise, the sources of inefficiency when the encryption/decryption operations are executed in general purpose embedded processors with different processing and caching capabilities. Our analysis focuses on three major parameters: the parallelism of the core (issue width and size of execution window), voltage and frequency switching in the core, and size of the last-level cache (LLC). Those parameters constitute the major power-consumption contributors in all modern embedded general purpose processors. Our results demonstrate that cryptographic operations can be performed efficiently, in terms of both performance and power consumption, for specific values of the analyzed parameters, indicating that reconfigurable approaches can dynamically optimize processor organization and ameliorate the reported performance and power figures in the context of general purpose embedded processors.",
keywords = "Core Parallelism, Cryptographic algorithms, Data encryption/Decryption, Embedded Processors, Voltage and Frequency Scaling",
author = "C. Datsios and G. Keramidas and D. Serpanos and P. Soufrilas",
year = "2013",
month = "1",
day = "1",
doi = "10.1109/ISSPIT.2013.6781860",
language = "English",
pages = "92--95",
booktitle = "IEEE International Symposium on Signal Processing and Information Technology, IEEE ISSPIT 2013",
publisher = "IEEE Computer Society",

}

TY - GEN

T1 - Performance and power trade-offs for cryptographic applications in embedded processors

AU - Datsios, C.

AU - Keramidas, G.

AU - Serpanos, D.

AU - Soufrilas, P.

PY - 2013/1/1

Y1 - 2013/1/1

N2 - Cryptographic operations are resource-intensive in terms of computational power and energy consumption. Typical approaches towards secure embedded systems employ dedicated modules, such as ASICs, co-processors, and accelerators, to implement these functions and optimize these hardware modules for the adopted algorithms. In our work, we analyze performance and power trade-offs of typical cryptographic algorithms (DES, AES, and RSA) when executed in processing elements that constitute typical embedded processors. Our goal is to characterize and optimize, performance-wise and power-wise, the sources of inefficiency when the encryption/decryption operations are executed in general purpose embedded processors with different processing and caching capabilities. Our analysis focuses on three major parameters: the parallelism of the core (issue width and size of execution window), voltage and frequency switching in the core, and size of the last-level cache (LLC). Those parameters constitute the major power-consumption contributors in all modern embedded general purpose processors. Our results demonstrate that cryptographic operations can be performed efficiently, in terms of both performance and power consumption, for specific values of the analyzed parameters, indicating that reconfigurable approaches can dynamically optimize processor organization and ameliorate the reported performance and power figures in the context of general purpose embedded processors.

AB - Cryptographic operations are resource-intensive in terms of computational power and energy consumption. Typical approaches towards secure embedded systems employ dedicated modules, such as ASICs, co-processors, and accelerators, to implement these functions and optimize these hardware modules for the adopted algorithms. In our work, we analyze performance and power trade-offs of typical cryptographic algorithms (DES, AES, and RSA) when executed in processing elements that constitute typical embedded processors. Our goal is to characterize and optimize, performance-wise and power-wise, the sources of inefficiency when the encryption/decryption operations are executed in general purpose embedded processors with different processing and caching capabilities. Our analysis focuses on three major parameters: the parallelism of the core (issue width and size of execution window), voltage and frequency switching in the core, and size of the last-level cache (LLC). Those parameters constitute the major power-consumption contributors in all modern embedded general purpose processors. Our results demonstrate that cryptographic operations can be performed efficiently, in terms of both performance and power consumption, for specific values of the analyzed parameters, indicating that reconfigurable approaches can dynamically optimize processor organization and ameliorate the reported performance and power figures in the context of general purpose embedded processors.

KW - Core Parallelism

KW - Cryptographic algorithms

KW - Data encryption/Decryption

KW - Embedded Processors

KW - Voltage and Frequency Scaling

UR - http://www.scopus.com/inward/record.url?scp=84899099182&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84899099182&partnerID=8YFLogxK

U2 - 10.1109/ISSPIT.2013.6781860

DO - 10.1109/ISSPIT.2013.6781860

M3 - Conference contribution

AN - SCOPUS:84899099182

SP - 92

EP - 95

BT - IEEE International Symposium on Signal Processing and Information Technology, IEEE ISSPIT 2013

PB - IEEE Computer Society

ER -