One byte per clock

A novel RC4 hardware

Sourav Sen Gupta, Koushik Sinha, Subhamoy Maitra, Bhabani P. Sinha

Research output: Chapter in Book/Report/Conference proceedingConference contribution

5 Citations (Scopus)

Abstract

RC4, the widely used stream cipher, is well known for its simplicity and ease of implementation in software. In case of a special purpose hardware designed for RC4, the best known implementation till date is 1 byte per 3 clock cycles. In this paper, we take a fresh look at the hardware implementation of RC4 and propose a novel architecture which generates 1 keystream byte per clock cycle. Our strategy considers generation of two consecutive keystream bytes by unwrapping the RC4 cycles. The same architecture is customized to perform the key scheduling algorithm at a rate of 1 round per clock.

Original languageEnglish
Title of host publicationLecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
Pages347-363
Number of pages17
Volume6498 LNCS
DOIs
Publication statusPublished - 1 Dec 2010
Externally publishedYes
Event11th International Conference on Cryptology in India, INDOCRYPT 2010 - Hyderabad, India
Duration: 12 Dec 201015 Dec 2010

Publication series

NameLecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
Volume6498 LNCS
ISSN (Print)03029743
ISSN (Electronic)16113349

Other

Other11th International Conference on Cryptology in India, INDOCRYPT 2010
CountryIndia
CityHyderabad
Period12/12/1015/12/10

Fingerprint

Clocks
Hardware
Cycle
Stream Cipher
Hardware Implementation
Scheduling algorithms
Scheduling Algorithm
Date
Consecutive
Simplicity
Software
Architecture
Strategy

Keywords

  • Fast Implementation
  • Hardware
  • RC4
  • Stream Cipher

ASJC Scopus subject areas

  • Computer Science(all)
  • Theoretical Computer Science

Cite this

Sen Gupta, S., Sinha, K., Maitra, S., & Sinha, B. P. (2010). One byte per clock: A novel RC4 hardware. In Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) (Vol. 6498 LNCS, pp. 347-363). (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); Vol. 6498 LNCS). https://doi.org/10.1007/978-3-642-17401-8_24

One byte per clock : A novel RC4 hardware. / Sen Gupta, Sourav; Sinha, Koushik; Maitra, Subhamoy; Sinha, Bhabani P.

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics). Vol. 6498 LNCS 2010. p. 347-363 (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); Vol. 6498 LNCS).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Sen Gupta, S, Sinha, K, Maitra, S & Sinha, BP 2010, One byte per clock: A novel RC4 hardware. in Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics). vol. 6498 LNCS, Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), vol. 6498 LNCS, pp. 347-363, 11th International Conference on Cryptology in India, INDOCRYPT 2010, Hyderabad, India, 12/12/10. https://doi.org/10.1007/978-3-642-17401-8_24
Sen Gupta S, Sinha K, Maitra S, Sinha BP. One byte per clock: A novel RC4 hardware. In Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics). Vol. 6498 LNCS. 2010. p. 347-363. (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)). https://doi.org/10.1007/978-3-642-17401-8_24
Sen Gupta, Sourav ; Sinha, Koushik ; Maitra, Subhamoy ; Sinha, Bhabani P. / One byte per clock : A novel RC4 hardware. Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics). Vol. 6498 LNCS 2010. pp. 347-363 (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)).
@inproceedings{00430b2e3bb641d89cb779648f35015d,
title = "One byte per clock: A novel RC4 hardware",
abstract = "RC4, the widely used stream cipher, is well known for its simplicity and ease of implementation in software. In case of a special purpose hardware designed for RC4, the best known implementation till date is 1 byte per 3 clock cycles. In this paper, we take a fresh look at the hardware implementation of RC4 and propose a novel architecture which generates 1 keystream byte per clock cycle. Our strategy considers generation of two consecutive keystream bytes by unwrapping the RC4 cycles. The same architecture is customized to perform the key scheduling algorithm at a rate of 1 round per clock.",
keywords = "Fast Implementation, Hardware, RC4, Stream Cipher",
author = "{Sen Gupta}, Sourav and Koushik Sinha and Subhamoy Maitra and Sinha, {Bhabani P.}",
year = "2010",
month = "12",
day = "1",
doi = "10.1007/978-3-642-17401-8_24",
language = "English",
isbn = "3642174000",
volume = "6498 LNCS",
series = "Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)",
pages = "347--363",
booktitle = "Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)",

}

TY - GEN

T1 - One byte per clock

T2 - A novel RC4 hardware

AU - Sen Gupta, Sourav

AU - Sinha, Koushik

AU - Maitra, Subhamoy

AU - Sinha, Bhabani P.

PY - 2010/12/1

Y1 - 2010/12/1

N2 - RC4, the widely used stream cipher, is well known for its simplicity and ease of implementation in software. In case of a special purpose hardware designed for RC4, the best known implementation till date is 1 byte per 3 clock cycles. In this paper, we take a fresh look at the hardware implementation of RC4 and propose a novel architecture which generates 1 keystream byte per clock cycle. Our strategy considers generation of two consecutive keystream bytes by unwrapping the RC4 cycles. The same architecture is customized to perform the key scheduling algorithm at a rate of 1 round per clock.

AB - RC4, the widely used stream cipher, is well known for its simplicity and ease of implementation in software. In case of a special purpose hardware designed for RC4, the best known implementation till date is 1 byte per 3 clock cycles. In this paper, we take a fresh look at the hardware implementation of RC4 and propose a novel architecture which generates 1 keystream byte per clock cycle. Our strategy considers generation of two consecutive keystream bytes by unwrapping the RC4 cycles. The same architecture is customized to perform the key scheduling algorithm at a rate of 1 round per clock.

KW - Fast Implementation

KW - Hardware

KW - RC4

KW - Stream Cipher

UR - http://www.scopus.com/inward/record.url?scp=78651093474&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=78651093474&partnerID=8YFLogxK

U2 - 10.1007/978-3-642-17401-8_24

DO - 10.1007/978-3-642-17401-8_24

M3 - Conference contribution

SN - 3642174000

SN - 9783642174001

VL - 6498 LNCS

T3 - Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

SP - 347

EP - 363

BT - Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

ER -