In this paper, we propose a low-power true single-phase-clock (TSPC) based domino logic circuit design. Compared to using three clock transistors in the conventional TSPC-based scheme, the proposed circuit only requires two transistors. As a result, the clock load capacitance is reduced, leading to low power consumption in the clock distribution network. A keeper design to solve charge sharing is also demonstrated. Simulation results using 90nm and 45nm CMOS technologies are provided and discussed, respectively, which illustrate power saving as compared to conventional design not only when the input logic is active but also when the input logic is held to zero.
|Number of pages||7|
|Publication status||Published - 22 Mar 2012|
|Event||2011 2nd International Conference on Advances in Energy Engineering, ICAEE 2011 - Bangkok, Thailand|
Duration: 27 Dec 2011 → 28 Dec 2011
- Dynamic logic
- Low power
ASJC Scopus subject areas