Lower-power TSPC-based domino logic circuit design with 2/3 clock load

Fang Tang, Amine Bermak

Research output: Contribution to journalConference article

4 Citations (Scopus)


In this paper, we propose a low-power true single-phase-clock (TSPC) based domino logic circuit design. Compared to using three clock transistors in the conventional TSPC-based scheme, the proposed circuit only requires two transistors. As a result, the clock load capacitance is reduced, leading to low power consumption in the clock distribution network. A keeper design to solve charge sharing is also demonstrated. Simulation results using 90nm and 45nm CMOS technologies are provided and discussed, respectively, which illustrate power saving as compared to conventional design not only when the input logic is active but also when the input logic is held to zero.

Original languageEnglish
Pages (from-to)1168-1174
Number of pages7
JournalEnergy Procedia
Publication statusPublished - 22 Mar 2012
Event2011 2nd International Conference on Advances in Energy Engineering, ICAEE 2011 - Bangkok, Thailand
Duration: 27 Dec 201128 Dec 2011



  • Dynamic logic
  • Low power
  • TSPC

ASJC Scopus subject areas

  • Energy(all)

Cite this