Lower-power TSPC-based domino logic circuit design with 2/3 clock load

Fang Tang, Amine Bermak

Research output: Contribution to journalArticle

3 Citations (Scopus)

Abstract

In this paper, we propose a low-power true single-phase-clock (TSPC) based domino logic circuit design. Compared to using three clock transistors in the conventional TSPC-based scheme, the proposed circuit only requires two transistors. As a result, the clock load capacitance is reduced, leading to low power consumption in the clock distribution network. A keeper design to solve charge sharing is also demonstrated. Simulation results using 90nm and 45nm CMOS technologies are provided and discussed, respectively, which illustrate power saving as compared to conventional design not only when the input logic is active but also when the input logic is held to zero.

Original languageEnglish
Pages (from-to)1168-1174
Number of pages7
JournalEnergy Procedia
Volume14
DOIs
Publication statusPublished - 2012
Externally publishedYes

Fingerprint

Logic design
Clocks
Transistors
Clock distribution networks
Electric power utilization
Capacitance
Networks (circuits)

Keywords

  • Dynamic logic
  • Low power
  • TSPC

ASJC Scopus subject areas

  • Energy(all)

Cite this

Lower-power TSPC-based domino logic circuit design with 2/3 clock load. / Tang, Fang; Bermak, Amine.

In: Energy Procedia, Vol. 14, 2012, p. 1168-1174.

Research output: Contribution to journalArticle

@article{707ae968fad44b5480d5181d64f793e3,
title = "Lower-power TSPC-based domino logic circuit design with 2/3 clock load",
abstract = "In this paper, we propose a low-power true single-phase-clock (TSPC) based domino logic circuit design. Compared to using three clock transistors in the conventional TSPC-based scheme, the proposed circuit only requires two transistors. As a result, the clock load capacitance is reduced, leading to low power consumption in the clock distribution network. A keeper design to solve charge sharing is also demonstrated. Simulation results using 90nm and 45nm CMOS technologies are provided and discussed, respectively, which illustrate power saving as compared to conventional design not only when the input logic is active but also when the input logic is held to zero.",
keywords = "Dynamic logic, Low power, TSPC",
author = "Fang Tang and Amine Bermak",
year = "2012",
doi = "10.1016/j.egypro.2011.12.1071",
language = "English",
volume = "14",
pages = "1168--1174",
journal = "Energy Procedia",
issn = "1876-6102",
publisher = "Elsevier BV",

}

TY - JOUR

T1 - Lower-power TSPC-based domino logic circuit design with 2/3 clock load

AU - Tang, Fang

AU - Bermak, Amine

PY - 2012

Y1 - 2012

N2 - In this paper, we propose a low-power true single-phase-clock (TSPC) based domino logic circuit design. Compared to using three clock transistors in the conventional TSPC-based scheme, the proposed circuit only requires two transistors. As a result, the clock load capacitance is reduced, leading to low power consumption in the clock distribution network. A keeper design to solve charge sharing is also demonstrated. Simulation results using 90nm and 45nm CMOS technologies are provided and discussed, respectively, which illustrate power saving as compared to conventional design not only when the input logic is active but also when the input logic is held to zero.

AB - In this paper, we propose a low-power true single-phase-clock (TSPC) based domino logic circuit design. Compared to using three clock transistors in the conventional TSPC-based scheme, the proposed circuit only requires two transistors. As a result, the clock load capacitance is reduced, leading to low power consumption in the clock distribution network. A keeper design to solve charge sharing is also demonstrated. Simulation results using 90nm and 45nm CMOS technologies are provided and discussed, respectively, which illustrate power saving as compared to conventional design not only when the input logic is active but also when the input logic is held to zero.

KW - Dynamic logic

KW - Low power

KW - TSPC

UR - http://www.scopus.com/inward/record.url?scp=84858401095&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84858401095&partnerID=8YFLogxK

U2 - 10.1016/j.egypro.2011.12.1071

DO - 10.1016/j.egypro.2011.12.1071

M3 - Article

AN - SCOPUS:84858401095

VL - 14

SP - 1168

EP - 1174

JO - Energy Procedia

JF - Energy Procedia

SN - 1876-6102

ER -