Low-power and high-speed current-mode CMOS imager with 1T biasing scheme

Fang Tang, Amine Bermak

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

A low-power and high-speed current-mode CMOS image sensor is proposed in this paper. Only one column-level transistor is used in the read-out circuit as a current conveyor to bias the in-pixel transistor operating in triode region. As a result, the current-mode read-out circuit is significantly simplified by the proposed structure, while saving the power by more than half. The proposed scheme enables less than 20ns output settling time due to very low impedance at the internal high capacitance bus, leading to fast operating speed. In addition, a relevant CDS technique is also proposed in order to reduce the first order coefficient variation. A test structure is fabricated using a CMOS 0.35μm process.

Original languageEnglish
Title of host publicationIEEE Sensors 2010 Conference, SENSORS 2010
Pages1653-1656
Number of pages4
DOIs
Publication statusPublished - 2010
Externally publishedYes
Event9th IEEE Sensors Conference 2010, SENSORS 2010 - Waikoloa, HI, United States
Duration: 1 Nov 20104 Nov 2010

Other

Other9th IEEE Sensors Conference 2010, SENSORS 2010
CountryUnited States
CityWaikoloa, HI
Period1/11/104/11/10

Fingerprint

Image sensors
Transistors
Triodes
Networks (circuits)
Capacitance
Pixels

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Tang, F., & Bermak, A. (2010). Low-power and high-speed current-mode CMOS imager with 1T biasing scheme. In IEEE Sensors 2010 Conference, SENSORS 2010 (pp. 1653-1656). [5689949] https://doi.org/10.1109/ICSENS.2010.5689949

Low-power and high-speed current-mode CMOS imager with 1T biasing scheme. / Tang, Fang; Bermak, Amine.

IEEE Sensors 2010 Conference, SENSORS 2010. 2010. p. 1653-1656 5689949.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Tang, F & Bermak, A 2010, Low-power and high-speed current-mode CMOS imager with 1T biasing scheme. in IEEE Sensors 2010 Conference, SENSORS 2010., 5689949, pp. 1653-1656, 9th IEEE Sensors Conference 2010, SENSORS 2010, Waikoloa, HI, United States, 1/11/10. https://doi.org/10.1109/ICSENS.2010.5689949
Tang F, Bermak A. Low-power and high-speed current-mode CMOS imager with 1T biasing scheme. In IEEE Sensors 2010 Conference, SENSORS 2010. 2010. p. 1653-1656. 5689949 https://doi.org/10.1109/ICSENS.2010.5689949
Tang, Fang ; Bermak, Amine. / Low-power and high-speed current-mode CMOS imager with 1T biasing scheme. IEEE Sensors 2010 Conference, SENSORS 2010. 2010. pp. 1653-1656
@inproceedings{aa7081dc9e454a068e655f242cd01047,
title = "Low-power and high-speed current-mode CMOS imager with 1T biasing scheme",
abstract = "A low-power and high-speed current-mode CMOS image sensor is proposed in this paper. Only one column-level transistor is used in the read-out circuit as a current conveyor to bias the in-pixel transistor operating in triode region. As a result, the current-mode read-out circuit is significantly simplified by the proposed structure, while saving the power by more than half. The proposed scheme enables less than 20ns output settling time due to very low impedance at the internal high capacitance bus, leading to fast operating speed. In addition, a relevant CDS technique is also proposed in order to reduce the first order coefficient variation. A test structure is fabricated using a CMOS 0.35μm process.",
author = "Fang Tang and Amine Bermak",
year = "2010",
doi = "10.1109/ICSENS.2010.5689949",
language = "English",
isbn = "9781424481682",
pages = "1653--1656",
booktitle = "IEEE Sensors 2010 Conference, SENSORS 2010",

}

TY - GEN

T1 - Low-power and high-speed current-mode CMOS imager with 1T biasing scheme

AU - Tang, Fang

AU - Bermak, Amine

PY - 2010

Y1 - 2010

N2 - A low-power and high-speed current-mode CMOS image sensor is proposed in this paper. Only one column-level transistor is used in the read-out circuit as a current conveyor to bias the in-pixel transistor operating in triode region. As a result, the current-mode read-out circuit is significantly simplified by the proposed structure, while saving the power by more than half. The proposed scheme enables less than 20ns output settling time due to very low impedance at the internal high capacitance bus, leading to fast operating speed. In addition, a relevant CDS technique is also proposed in order to reduce the first order coefficient variation. A test structure is fabricated using a CMOS 0.35μm process.

AB - A low-power and high-speed current-mode CMOS image sensor is proposed in this paper. Only one column-level transistor is used in the read-out circuit as a current conveyor to bias the in-pixel transistor operating in triode region. As a result, the current-mode read-out circuit is significantly simplified by the proposed structure, while saving the power by more than half. The proposed scheme enables less than 20ns output settling time due to very low impedance at the internal high capacitance bus, leading to fast operating speed. In addition, a relevant CDS technique is also proposed in order to reduce the first order coefficient variation. A test structure is fabricated using a CMOS 0.35μm process.

UR - http://www.scopus.com/inward/record.url?scp=79951878966&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=79951878966&partnerID=8YFLogxK

U2 - 10.1109/ICSENS.2010.5689949

DO - 10.1109/ICSENS.2010.5689949

M3 - Conference contribution

SN - 9781424481682

SP - 1653

EP - 1656

BT - IEEE Sensors 2010 Conference, SENSORS 2010

ER -