Low latency MPI for Meiko CS/2 and ATM clusters

Chris R. Jones, Ambuj K. Singh, Divyakant Agrawal

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

MPI (Message Passing Interface) is a proposed message passing standard for development of efficient and portable parallel programs. An implementation of MPI is presented and evaluated for the Meiko CS/2, a 64 node parallel computer, and a network of 8 SGI workstations connected by an ATM switch and Ethernet.

Original languageEnglish
Title of host publicationProceedings of the International Parallel Processing Symposium, IPPS
Editors Anon
PublisherIEEE
Pages374-380
Number of pages7
Publication statusPublished - 1997
Externally publishedYes
EventProceedings of the 1997 11th International Parallel Processing Symposium, IPPS 97 - Geneva, Switz
Duration: 1 Apr 19975 Apr 1997

Other

OtherProceedings of the 1997 11th International Parallel Processing Symposium, IPPS 97
CityGeneva, Switz
Period1/4/975/4/97

Fingerprint

Message passing
Automatic teller machines
Interfaces (computer)
Computer workstations
Ethernet
Computer networks
Switches

ASJC Scopus subject areas

  • Hardware and Architecture

Cite this

Jones, C. R., Singh, A. K., & Agrawal, D. (1997). Low latency MPI for Meiko CS/2 and ATM clusters. In Anon (Ed.), Proceedings of the International Parallel Processing Symposium, IPPS (pp. 374-380). IEEE.

Low latency MPI for Meiko CS/2 and ATM clusters. / Jones, Chris R.; Singh, Ambuj K.; Agrawal, Divyakant.

Proceedings of the International Parallel Processing Symposium, IPPS. ed. / Anon. IEEE, 1997. p. 374-380.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Jones, CR, Singh, AK & Agrawal, D 1997, Low latency MPI for Meiko CS/2 and ATM clusters. in Anon (ed.), Proceedings of the International Parallel Processing Symposium, IPPS. IEEE, pp. 374-380, Proceedings of the 1997 11th International Parallel Processing Symposium, IPPS 97, Geneva, Switz, 1/4/97.
Jones CR, Singh AK, Agrawal D. Low latency MPI for Meiko CS/2 and ATM clusters. In Anon, editor, Proceedings of the International Parallel Processing Symposium, IPPS. IEEE. 1997. p. 374-380
Jones, Chris R. ; Singh, Ambuj K. ; Agrawal, Divyakant. / Low latency MPI for Meiko CS/2 and ATM clusters. Proceedings of the International Parallel Processing Symposium, IPPS. editor / Anon. IEEE, 1997. pp. 374-380
@inproceedings{3143e9bfccc947e2a10b6c44dd450606,
title = "Low latency MPI for Meiko CS/2 and ATM clusters",
abstract = "MPI (Message Passing Interface) is a proposed message passing standard for development of efficient and portable parallel programs. An implementation of MPI is presented and evaluated for the Meiko CS/2, a 64 node parallel computer, and a network of 8 SGI workstations connected by an ATM switch and Ethernet.",
author = "Jones, {Chris R.} and Singh, {Ambuj K.} and Divyakant Agrawal",
year = "1997",
language = "English",
pages = "374--380",
editor = "Anon",
booktitle = "Proceedings of the International Parallel Processing Symposium, IPPS",
publisher = "IEEE",

}

TY - GEN

T1 - Low latency MPI for Meiko CS/2 and ATM clusters

AU - Jones, Chris R.

AU - Singh, Ambuj K.

AU - Agrawal, Divyakant

PY - 1997

Y1 - 1997

N2 - MPI (Message Passing Interface) is a proposed message passing standard for development of efficient and portable parallel programs. An implementation of MPI is presented and evaluated for the Meiko CS/2, a 64 node parallel computer, and a network of 8 SGI workstations connected by an ATM switch and Ethernet.

AB - MPI (Message Passing Interface) is a proposed message passing standard for development of efficient and portable parallel programs. An implementation of MPI is presented and evaluated for the Meiko CS/2, a 64 node parallel computer, and a network of 8 SGI workstations connected by an ATM switch and Ethernet.

UR - http://www.scopus.com/inward/record.url?scp=0030680676&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0030680676&partnerID=8YFLogxK

M3 - Conference contribution

SP - 374

EP - 380

BT - Proceedings of the International Parallel Processing Symposium, IPPS

A2 - Anon, null

PB - IEEE

ER -