High-density 16/8/4-bit configurable multiplier

Amine Bermak, D. Martinez, J. L. Noullet

Research output: Contribution to journalArticle

15 Citations (Scopus)

Abstract

A configurable serial-parallel multiplier based on Braun's and Baugh-Wooley's algorithms is presented. The multiplier can be configured to perform either signed or unsigned multiplications and to achieve variable precision. In this device one factor A(m) is fed serially with an arbitrary wordlength m while the other B(n) is stored in parallel with a configurable number of bits n = 4, 8 or 16 bits. Switch elements are used to change the hardware connection between adjacent 4-bit multiplier basic blocks. This reconfiguration concept provides a higher precision multiplier by grouping adjacent cells or a higher throughput at low levels of precisions. A prototype of this multiplier has been fabricated using a full custom 1.0μm CMOS technology. The active area contains 3450 transistors and occupies 0.47mm2 corresponding to a very high gate density of 1532 gates/mm2.

Original languageEnglish
Pages (from-to)272-276
Number of pages5
JournalIEE Proceedings: Circuits, Devices and Systems
Volume144
Issue number5
Publication statusPublished - 1997
Externally publishedYes

Fingerprint

Transistors
Switches
Throughput
Hardware

Keywords

  • Configurable multiplier
  • Multiprecision computation
  • Serial-parallel multiplier
  • Vlsi multiplier

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

High-density 16/8/4-bit configurable multiplier. / Bermak, Amine; Martinez, D.; Noullet, J. L.

In: IEE Proceedings: Circuits, Devices and Systems, Vol. 144, No. 5, 1997, p. 272-276.

Research output: Contribution to journalArticle

Bermak, A, Martinez, D & Noullet, JL 1997, 'High-density 16/8/4-bit configurable multiplier', IEE Proceedings: Circuits, Devices and Systems, vol. 144, no. 5, pp. 272-276.
Bermak, Amine ; Martinez, D. ; Noullet, J. L. / High-density 16/8/4-bit configurable multiplier. In: IEE Proceedings: Circuits, Devices and Systems. 1997 ; Vol. 144, No. 5. pp. 272-276.
@article{bd36ebf37be1463d89249a7de55c7079,
title = "High-density 16/8/4-bit configurable multiplier",
abstract = "A configurable serial-parallel multiplier based on Braun's and Baugh-Wooley's algorithms is presented. The multiplier can be configured to perform either signed or unsigned multiplications and to achieve variable precision. In this device one factor A(m) is fed serially with an arbitrary wordlength m while the other B(n) is stored in parallel with a configurable number of bits n = 4, 8 or 16 bits. Switch elements are used to change the hardware connection between adjacent 4-bit multiplier basic blocks. This reconfiguration concept provides a higher precision multiplier by grouping adjacent cells or a higher throughput at low levels of precisions. A prototype of this multiplier has been fabricated using a full custom 1.0μm CMOS technology. The active area contains 3450 transistors and occupies 0.47mm2 corresponding to a very high gate density of 1532 gates/mm2.",
keywords = "Configurable multiplier, Multiprecision computation, Serial-parallel multiplier, Vlsi multiplier",
author = "Amine Bermak and D. Martinez and Noullet, {J. L.}",
year = "1997",
language = "English",
volume = "144",
pages = "272--276",
journal = "IET Circuits, Devices and Systems",
issn = "1751-858X",
publisher = "Institution of Engineering and Technology",
number = "5",

}

TY - JOUR

T1 - High-density 16/8/4-bit configurable multiplier

AU - Bermak, Amine

AU - Martinez, D.

AU - Noullet, J. L.

PY - 1997

Y1 - 1997

N2 - A configurable serial-parallel multiplier based on Braun's and Baugh-Wooley's algorithms is presented. The multiplier can be configured to perform either signed or unsigned multiplications and to achieve variable precision. In this device one factor A(m) is fed serially with an arbitrary wordlength m while the other B(n) is stored in parallel with a configurable number of bits n = 4, 8 or 16 bits. Switch elements are used to change the hardware connection between adjacent 4-bit multiplier basic blocks. This reconfiguration concept provides a higher precision multiplier by grouping adjacent cells or a higher throughput at low levels of precisions. A prototype of this multiplier has been fabricated using a full custom 1.0μm CMOS technology. The active area contains 3450 transistors and occupies 0.47mm2 corresponding to a very high gate density of 1532 gates/mm2.

AB - A configurable serial-parallel multiplier based on Braun's and Baugh-Wooley's algorithms is presented. The multiplier can be configured to perform either signed or unsigned multiplications and to achieve variable precision. In this device one factor A(m) is fed serially with an arbitrary wordlength m while the other B(n) is stored in parallel with a configurable number of bits n = 4, 8 or 16 bits. Switch elements are used to change the hardware connection between adjacent 4-bit multiplier basic blocks. This reconfiguration concept provides a higher precision multiplier by grouping adjacent cells or a higher throughput at low levels of precisions. A prototype of this multiplier has been fabricated using a full custom 1.0μm CMOS technology. The active area contains 3450 transistors and occupies 0.47mm2 corresponding to a very high gate density of 1532 gates/mm2.

KW - Configurable multiplier

KW - Multiprecision computation

KW - Serial-parallel multiplier

KW - Vlsi multiplier

UR - http://www.scopus.com/inward/record.url?scp=0031249433&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0031249433&partnerID=8YFLogxK

M3 - Article

VL - 144

SP - 272

EP - 276

JO - IET Circuits, Devices and Systems

JF - IET Circuits, Devices and Systems

SN - 1751-858X

IS - 5

ER -