FPGA-based transformable coprocessor for MPEG video processing

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

This paper demonstrates how an FPGA-based transformable coprocessor can be used to implement a real-time MPEG-1 video decoder with enhanced features. The transformable coprocessor consists of an FPGA, local static RAM, and a host bus interface built into the FPGA. The gate-limited FPGA core is reconfigured frequently to implement various parts of the video decoding process in real-time. Our results show that, through reconfiguration, FPGA-based processors can handle complex tasks (such as high-quality video decoding) adequately. We also identify the major bottlenecks that impede achieving higher speedups with the FPGAs. For MPEG-1 video processing, the major slowdown is caused by the excessive data transfers and bottlenecks due to bus interfaces and lack of sufficient storage in FPGA.

Original languageEnglish
Title of host publicationProceedings of SPIE - The International Society for Optical Engineering
EditorsJohn Schewel, Peter M. Athanas, V.Michael Jr. Bove, John Watson
Pages308-320
Number of pages13
Volume2914
Publication statusPublished - 1 Dec 1996
Externally publishedYes
EventHigh-Speed Computing, Digital Signal Processing, and Filtering Using Reconfigurable Logic - Boston, MA, USA
Duration: 20 Nov 199621 Nov 1996

Other

OtherHigh-Speed Computing, Digital Signal Processing, and Filtering Using Reconfigurable Logic
CityBoston, MA, USA
Period20/11/9621/11/96

Fingerprint

Field programmable gate arrays (FPGA)
Processing
Decoding
Random access storage
Data transfer
Coprocessor

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Chow, H., & Alnuweiri, H. (1996). FPGA-based transformable coprocessor for MPEG video processing. In J. Schewel, P. M. Athanas, V. M. J. Bove, & J. Watson (Eds.), Proceedings of SPIE - The International Society for Optical Engineering (Vol. 2914, pp. 308-320)

FPGA-based transformable coprocessor for MPEG video processing. / Chow, Hoi; Alnuweiri, Hussein.

Proceedings of SPIE - The International Society for Optical Engineering. ed. / John Schewel; Peter M. Athanas; V.Michael Jr. Bove; John Watson. Vol. 2914 1996. p. 308-320.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Chow, H & Alnuweiri, H 1996, FPGA-based transformable coprocessor for MPEG video processing. in J Schewel, PM Athanas, VMJ Bove & J Watson (eds), Proceedings of SPIE - The International Society for Optical Engineering. vol. 2914, pp. 308-320, High-Speed Computing, Digital Signal Processing, and Filtering Using Reconfigurable Logic, Boston, MA, USA, 20/11/96.
Chow H, Alnuweiri H. FPGA-based transformable coprocessor for MPEG video processing. In Schewel J, Athanas PM, Bove VMJ, Watson J, editors, Proceedings of SPIE - The International Society for Optical Engineering. Vol. 2914. 1996. p. 308-320
Chow, Hoi ; Alnuweiri, Hussein. / FPGA-based transformable coprocessor for MPEG video processing. Proceedings of SPIE - The International Society for Optical Engineering. editor / John Schewel ; Peter M. Athanas ; V.Michael Jr. Bove ; John Watson. Vol. 2914 1996. pp. 308-320
@inproceedings{d22acccd392146ffb3e8f31a48889516,
title = "FPGA-based transformable coprocessor for MPEG video processing",
abstract = "This paper demonstrates how an FPGA-based transformable coprocessor can be used to implement a real-time MPEG-1 video decoder with enhanced features. The transformable coprocessor consists of an FPGA, local static RAM, and a host bus interface built into the FPGA. The gate-limited FPGA core is reconfigured frequently to implement various parts of the video decoding process in real-time. Our results show that, through reconfiguration, FPGA-based processors can handle complex tasks (such as high-quality video decoding) adequately. We also identify the major bottlenecks that impede achieving higher speedups with the FPGAs. For MPEG-1 video processing, the major slowdown is caused by the excessive data transfers and bottlenecks due to bus interfaces and lack of sufficient storage in FPGA.",
author = "Hoi Chow and Hussein Alnuweiri",
year = "1996",
month = "12",
day = "1",
language = "English",
isbn = "0819423165",
volume = "2914",
pages = "308--320",
editor = "John Schewel and Athanas, {Peter M.} and Bove, {V.Michael Jr.} and John Watson",
booktitle = "Proceedings of SPIE - The International Society for Optical Engineering",

}

TY - GEN

T1 - FPGA-based transformable coprocessor for MPEG video processing

AU - Chow, Hoi

AU - Alnuweiri, Hussein

PY - 1996/12/1

Y1 - 1996/12/1

N2 - This paper demonstrates how an FPGA-based transformable coprocessor can be used to implement a real-time MPEG-1 video decoder with enhanced features. The transformable coprocessor consists of an FPGA, local static RAM, and a host bus interface built into the FPGA. The gate-limited FPGA core is reconfigured frequently to implement various parts of the video decoding process in real-time. Our results show that, through reconfiguration, FPGA-based processors can handle complex tasks (such as high-quality video decoding) adequately. We also identify the major bottlenecks that impede achieving higher speedups with the FPGAs. For MPEG-1 video processing, the major slowdown is caused by the excessive data transfers and bottlenecks due to bus interfaces and lack of sufficient storage in FPGA.

AB - This paper demonstrates how an FPGA-based transformable coprocessor can be used to implement a real-time MPEG-1 video decoder with enhanced features. The transformable coprocessor consists of an FPGA, local static RAM, and a host bus interface built into the FPGA. The gate-limited FPGA core is reconfigured frequently to implement various parts of the video decoding process in real-time. Our results show that, through reconfiguration, FPGA-based processors can handle complex tasks (such as high-quality video decoding) adequately. We also identify the major bottlenecks that impede achieving higher speedups with the FPGAs. For MPEG-1 video processing, the major slowdown is caused by the excessive data transfers and bottlenecks due to bus interfaces and lack of sufficient storage in FPGA.

UR - http://www.scopus.com/inward/record.url?scp=0030368476&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0030368476&partnerID=8YFLogxK

M3 - Conference contribution

SN - 0819423165

SN - 9780819423160

VL - 2914

SP - 308

EP - 320

BT - Proceedings of SPIE - The International Society for Optical Engineering

A2 - Schewel, John

A2 - Athanas, Peter M.

A2 - Bove, V.Michael Jr.

A2 - Watson, John

ER -