FPGA-based transformable computers for fast digital signal processing

H. A. Chow, Hussein Alnuweiri, S. Casselman

Research output: Contribution to journalConference article

3 Citations (Scopus)

Abstract

FPGA-based computing systems provide a feasible and cost-effective platform for implementing fast parallel arithmetic circuits for digital signal and image processing. This paper reports the results obtained from embedding a highly parallel convolution algorithm on an FPGA-based 'transformable' computer. Such a computer is intended to serve as a transformable co-processor for a standard microprocessor system. However, the transformable co-processor is reconfigurable and is capable of exploiting the concurrency of computations more than the 'sequential' microprocessor. Our experiments show that a significant gain in speed can be achieved by using the transformable co-processor. We present an example of performing a sequence of (independent) 16-point convolutions on 8-bit data, and show that the speed factor improves significantly as the number of convolutions to be performed increases.

Original languageEnglish
Pages (from-to)197-203
Number of pages7
JournalIEEE Symposium on FPGAs for Custom Computing Machines, Proceedings
Publication statusPublished - 1 Dec 1995
Externally publishedYes

Fingerprint

Digital signal processing
Convolution
Field programmable gate arrays (FPGA)
Microprocessor chips
Image processing
Networks (circuits)
Coprocessor
Costs
Experiments

ASJC Scopus subject areas

  • Computer Science(all)
  • Engineering(all)

Cite this

FPGA-based transformable computers for fast digital signal processing. / Chow, H. A.; Alnuweiri, Hussein; Casselman, S.

In: IEEE Symposium on FPGAs for Custom Computing Machines, Proceedings, 01.12.1995, p. 197-203.

Research output: Contribution to journalConference article

@article{62e07ce8bea048cb8f303320abe1e015,
title = "FPGA-based transformable computers for fast digital signal processing",
abstract = "FPGA-based computing systems provide a feasible and cost-effective platform for implementing fast parallel arithmetic circuits for digital signal and image processing. This paper reports the results obtained from embedding a highly parallel convolution algorithm on an FPGA-based 'transformable' computer. Such a computer is intended to serve as a transformable co-processor for a standard microprocessor system. However, the transformable co-processor is reconfigurable and is capable of exploiting the concurrency of computations more than the 'sequential' microprocessor. Our experiments show that a significant gain in speed can be achieved by using the transformable co-processor. We present an example of performing a sequence of (independent) 16-point convolutions on 8-bit data, and show that the speed factor improves significantly as the number of convolutions to be performed increases.",
author = "Chow, {H. A.} and Hussein Alnuweiri and S. Casselman",
year = "1995",
month = "12",
day = "1",
language = "English",
pages = "197--203",
journal = "IEEE Symposium on FPGAs for Custom Computing Machines, Proceedings",
issn = "1082-3409",

}

TY - JOUR

T1 - FPGA-based transformable computers for fast digital signal processing

AU - Chow, H. A.

AU - Alnuweiri, Hussein

AU - Casselman, S.

PY - 1995/12/1

Y1 - 1995/12/1

N2 - FPGA-based computing systems provide a feasible and cost-effective platform for implementing fast parallel arithmetic circuits for digital signal and image processing. This paper reports the results obtained from embedding a highly parallel convolution algorithm on an FPGA-based 'transformable' computer. Such a computer is intended to serve as a transformable co-processor for a standard microprocessor system. However, the transformable co-processor is reconfigurable and is capable of exploiting the concurrency of computations more than the 'sequential' microprocessor. Our experiments show that a significant gain in speed can be achieved by using the transformable co-processor. We present an example of performing a sequence of (independent) 16-point convolutions on 8-bit data, and show that the speed factor improves significantly as the number of convolutions to be performed increases.

AB - FPGA-based computing systems provide a feasible and cost-effective platform for implementing fast parallel arithmetic circuits for digital signal and image processing. This paper reports the results obtained from embedding a highly parallel convolution algorithm on an FPGA-based 'transformable' computer. Such a computer is intended to serve as a transformable co-processor for a standard microprocessor system. However, the transformable co-processor is reconfigurable and is capable of exploiting the concurrency of computations more than the 'sequential' microprocessor. Our experiments show that a significant gain in speed can be achieved by using the transformable co-processor. We present an example of performing a sequence of (independent) 16-point convolutions on 8-bit data, and show that the speed factor improves significantly as the number of convolutions to be performed increases.

UR - http://www.scopus.com/inward/record.url?scp=0029511361&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0029511361&partnerID=8YFLogxK

M3 - Conference article

AN - SCOPUS:0029511361

SP - 197

EP - 203

JO - IEEE Symposium on FPGAs for Custom Computing Machines, Proceedings

JF - IEEE Symposium on FPGAs for Custom Computing Machines, Proceedings

SN - 1082-3409

ER -