Fast VLSI chip for computing the two-dimensional discrete cosine transform

William S. Wong, Anthony Berno, Hussein Alnuweiri

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

A VLSI chip which performs an 8-point Discrete Cosine Transform using Distributed Arithmetic and Li's algorithm has been successfully designed and tested. Its total throughput is as high as 250 Mbits per second, which is of the order required for real-time applications such as the compression of video. Both the size and performance of the chip can be substantially improved through changes in its technology and design. Work on a 2-D DCT processor based on this unit is in progress.

Original languageEnglish
Title of host publicationProc IEEE 1993 Pac Rim Conf Commun Comput Signal Process
PublisherPubl by IEEE
Pages662-665
Number of pages4
ISBN (Print)0780312198
Publication statusPublished - 1 Jan 1993
Externally publishedYes
EventProceedings of the IEEE 1993 Pacific Rim Conference on Communications, Computers and Signal Processing - Victoria, BC, Can
Duration: 19 May 199321 May 1993

Other

OtherProceedings of the IEEE 1993 Pacific Rim Conference on Communications, Computers and Signal Processing
CityVictoria, BC, Can
Period19/5/9321/5/93

Fingerprint

Discrete cosine transforms
Throughput

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Wong, W. S., Berno, A., & Alnuweiri, H. (1993). Fast VLSI chip for computing the two-dimensional discrete cosine transform. In Proc IEEE 1993 Pac Rim Conf Commun Comput Signal Process (pp. 662-665). Publ by IEEE.

Fast VLSI chip for computing the two-dimensional discrete cosine transform. / Wong, William S.; Berno, Anthony; Alnuweiri, Hussein.

Proc IEEE 1993 Pac Rim Conf Commun Comput Signal Process. Publ by IEEE, 1993. p. 662-665.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Wong, WS, Berno, A & Alnuweiri, H 1993, Fast VLSI chip for computing the two-dimensional discrete cosine transform. in Proc IEEE 1993 Pac Rim Conf Commun Comput Signal Process. Publ by IEEE, pp. 662-665, Proceedings of the IEEE 1993 Pacific Rim Conference on Communications, Computers and Signal Processing, Victoria, BC, Can, 19/5/93.
Wong WS, Berno A, Alnuweiri H. Fast VLSI chip for computing the two-dimensional discrete cosine transform. In Proc IEEE 1993 Pac Rim Conf Commun Comput Signal Process. Publ by IEEE. 1993. p. 662-665
Wong, William S. ; Berno, Anthony ; Alnuweiri, Hussein. / Fast VLSI chip for computing the two-dimensional discrete cosine transform. Proc IEEE 1993 Pac Rim Conf Commun Comput Signal Process. Publ by IEEE, 1993. pp. 662-665
@inproceedings{03becca9a7bf496c9f4b06388927a2dc,
title = "Fast VLSI chip for computing the two-dimensional discrete cosine transform",
abstract = "A VLSI chip which performs an 8-point Discrete Cosine Transform using Distributed Arithmetic and Li's algorithm has been successfully designed and tested. Its total throughput is as high as 250 Mbits per second, which is of the order required for real-time applications such as the compression of video. Both the size and performance of the chip can be substantially improved through changes in its technology and design. Work on a 2-D DCT processor based on this unit is in progress.",
author = "Wong, {William S.} and Anthony Berno and Hussein Alnuweiri",
year = "1993",
month = "1",
day = "1",
language = "English",
isbn = "0780312198",
pages = "662--665",
booktitle = "Proc IEEE 1993 Pac Rim Conf Commun Comput Signal Process",
publisher = "Publ by IEEE",

}

TY - GEN

T1 - Fast VLSI chip for computing the two-dimensional discrete cosine transform

AU - Wong, William S.

AU - Berno, Anthony

AU - Alnuweiri, Hussein

PY - 1993/1/1

Y1 - 1993/1/1

N2 - A VLSI chip which performs an 8-point Discrete Cosine Transform using Distributed Arithmetic and Li's algorithm has been successfully designed and tested. Its total throughput is as high as 250 Mbits per second, which is of the order required for real-time applications such as the compression of video. Both the size and performance of the chip can be substantially improved through changes in its technology and design. Work on a 2-D DCT processor based on this unit is in progress.

AB - A VLSI chip which performs an 8-point Discrete Cosine Transform using Distributed Arithmetic and Li's algorithm has been successfully designed and tested. Its total throughput is as high as 250 Mbits per second, which is of the order required for real-time applications such as the compression of video. Both the size and performance of the chip can be substantially improved through changes in its technology and design. Work on a 2-D DCT processor based on this unit is in progress.

UR - http://www.scopus.com/inward/record.url?scp=0027150698&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0027150698&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0027150698

SN - 0780312198

SP - 662

EP - 665

BT - Proc IEEE 1993 Pac Rim Conf Commun Comput Signal Process

PB - Publ by IEEE

ER -