Exploring data prefetching mechanisms for last level cache in chip multi-processors

Mingliang Liu, Lin Qiao, Fucen Zeng, Zhizhong Tang

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Last level cache in chip multi-processors is shared by many cores; prefetchers should be fully simulated and evaluated before integrated in product. However, evaluation methodologies of proposed prefetchers vary from each other without unified simulation framework provided. This paper implements a prefetch simulation framework and evaluates seven important prefetchers, providing comprehensive evaluation methodology to newly proposed prefetchers. Moreover, we analyze the influence of storage cost and memory bandwidth quantitatively.

Original languageEnglish
Title of host publicationAdvances in Intelligent and Soft Computing
Pages577-584
Number of pages8
Volume163 AISC
DOIs
Publication statusPublished - 5 Sep 2012
Event2012 International Conference on Teaching and Computational Science, ICTCS 2012 -
Duration: 1 Apr 20122 Apr 2012

Publication series

NameAdvances in Intelligent and Soft Computing
Volume163 AISC
ISSN (Print)18675662

Other

Other2012 International Conference on Teaching and Computational Science, ICTCS 2012
Period1/4/122/4/12

Fingerprint

Bandwidth
Data storage equipment
Costs

Keywords

  • cache memories
  • memory control and access
  • performance evaluation
  • simulation

ASJC Scopus subject areas

  • Computer Science(all)

Cite this

Liu, M., Qiao, L., Zeng, F., & Tang, Z. (2012). Exploring data prefetching mechanisms for last level cache in chip multi-processors. In Advances in Intelligent and Soft Computing (Vol. 163 AISC, pp. 577-584). (Advances in Intelligent and Soft Computing; Vol. 163 AISC). https://doi.org/10.1007/978-3-642-29458-7_83

Exploring data prefetching mechanisms for last level cache in chip multi-processors. / Liu, Mingliang; Qiao, Lin; Zeng, Fucen; Tang, Zhizhong.

Advances in Intelligent and Soft Computing. Vol. 163 AISC 2012. p. 577-584 (Advances in Intelligent and Soft Computing; Vol. 163 AISC).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Liu, M, Qiao, L, Zeng, F & Tang, Z 2012, Exploring data prefetching mechanisms for last level cache in chip multi-processors. in Advances in Intelligent and Soft Computing. vol. 163 AISC, Advances in Intelligent and Soft Computing, vol. 163 AISC, pp. 577-584, 2012 International Conference on Teaching and Computational Science, ICTCS 2012, 1/4/12. https://doi.org/10.1007/978-3-642-29458-7_83
Liu M, Qiao L, Zeng F, Tang Z. Exploring data prefetching mechanisms for last level cache in chip multi-processors. In Advances in Intelligent and Soft Computing. Vol. 163 AISC. 2012. p. 577-584. (Advances in Intelligent and Soft Computing). https://doi.org/10.1007/978-3-642-29458-7_83
Liu, Mingliang ; Qiao, Lin ; Zeng, Fucen ; Tang, Zhizhong. / Exploring data prefetching mechanisms for last level cache in chip multi-processors. Advances in Intelligent and Soft Computing. Vol. 163 AISC 2012. pp. 577-584 (Advances in Intelligent and Soft Computing).
@inproceedings{a63fbea16098471eaf12fe6f732ec182,
title = "Exploring data prefetching mechanisms for last level cache in chip multi-processors",
abstract = "Last level cache in chip multi-processors is shared by many cores; prefetchers should be fully simulated and evaluated before integrated in product. However, evaluation methodologies of proposed prefetchers vary from each other without unified simulation framework provided. This paper implements a prefetch simulation framework and evaluates seven important prefetchers, providing comprehensive evaluation methodology to newly proposed prefetchers. Moreover, we analyze the influence of storage cost and memory bandwidth quantitatively.",
keywords = "cache memories, memory control and access, performance evaluation, simulation",
author = "Mingliang Liu and Lin Qiao and Fucen Zeng and Zhizhong Tang",
year = "2012",
month = "9",
day = "5",
doi = "10.1007/978-3-642-29458-7_83",
language = "English",
isbn = "9783642294570",
volume = "163 AISC",
series = "Advances in Intelligent and Soft Computing",
pages = "577--584",
booktitle = "Advances in Intelligent and Soft Computing",

}

TY - GEN

T1 - Exploring data prefetching mechanisms for last level cache in chip multi-processors

AU - Liu, Mingliang

AU - Qiao, Lin

AU - Zeng, Fucen

AU - Tang, Zhizhong

PY - 2012/9/5

Y1 - 2012/9/5

N2 - Last level cache in chip multi-processors is shared by many cores; prefetchers should be fully simulated and evaluated before integrated in product. However, evaluation methodologies of proposed prefetchers vary from each other without unified simulation framework provided. This paper implements a prefetch simulation framework and evaluates seven important prefetchers, providing comprehensive evaluation methodology to newly proposed prefetchers. Moreover, we analyze the influence of storage cost and memory bandwidth quantitatively.

AB - Last level cache in chip multi-processors is shared by many cores; prefetchers should be fully simulated and evaluated before integrated in product. However, evaluation methodologies of proposed prefetchers vary from each other without unified simulation framework provided. This paper implements a prefetch simulation framework and evaluates seven important prefetchers, providing comprehensive evaluation methodology to newly proposed prefetchers. Moreover, we analyze the influence of storage cost and memory bandwidth quantitatively.

KW - cache memories

KW - memory control and access

KW - performance evaluation

KW - simulation

UR - http://www.scopus.com/inward/record.url?scp=84865597125&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84865597125&partnerID=8YFLogxK

U2 - 10.1007/978-3-642-29458-7_83

DO - 10.1007/978-3-642-29458-7_83

M3 - Conference contribution

AN - SCOPUS:84865597125

SN - 9783642294570

VL - 163 AISC

T3 - Advances in Intelligent and Soft Computing

SP - 577

EP - 584

BT - Advances in Intelligent and Soft Computing

ER -