Evaluation of switch schedulers for embedded systems

D. N. Serpanos, X. Moundrouidou, M. Gambrili

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

We evaluate hardware and software implementations of a centralized and a distributed scheduler for embedded packet switches. The evaluation is performed for embedded system implementation, on a system that includes an FPGA and an embedded, on-chip processor. The results demonstrate that, in contrast to expectations, centralized schedulers provide better performance than distributed ones in hardware implementations. In software implementations for embedded processors, surprisingly, distributed schedulers achieve better performance, due to better management of the processor's limited resources and simpler code.

Original languageEnglish
Title of host publicationProceedings - IEEE Symposium on Computers and Communications
Pages541-546
Number of pages6
DOIs
Publication statusPublished - 1 Dec 2003
Externally publishedYes
Event8th IEEE International Symposium on Computers and Communication, ISCC 2003 - Kemer-Antalya, Turkey
Duration: 30 Jun 20033 Jul 2003

Other

Other8th IEEE International Symposium on Computers and Communication, ISCC 2003
CountryTurkey
CityKemer-Antalya
Period30/6/033/7/03

Fingerprint

Scheduler
Embedded systems
Embedded Systems
Computer hardware
Field programmable gate arrays (FPGA)
Switch
Switches
Hardware
Evaluation
Embedded Processor
Software
Hardware Implementation
Field Programmable Gate Array
Chip
Resources
Evaluate
Demonstrate

ASJC Scopus subject areas

  • Computer Networks and Communications
  • Computer Science Applications
  • Software
  • Mathematics(all)
  • Signal Processing

Cite this

Serpanos, D. N., Moundrouidou, X., & Gambrili, M. (2003). Evaluation of switch schedulers for embedded systems. In Proceedings - IEEE Symposium on Computers and Communications (pp. 541-546). [1214175] https://doi.org/10.1109/ISCC.2003.1214175

Evaluation of switch schedulers for embedded systems. / Serpanos, D. N.; Moundrouidou, X.; Gambrili, M.

Proceedings - IEEE Symposium on Computers and Communications. 2003. p. 541-546 1214175.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Serpanos, DN, Moundrouidou, X & Gambrili, M 2003, Evaluation of switch schedulers for embedded systems. in Proceedings - IEEE Symposium on Computers and Communications., 1214175, pp. 541-546, 8th IEEE International Symposium on Computers and Communication, ISCC 2003, Kemer-Antalya, Turkey, 30/6/03. https://doi.org/10.1109/ISCC.2003.1214175
Serpanos DN, Moundrouidou X, Gambrili M. Evaluation of switch schedulers for embedded systems. In Proceedings - IEEE Symposium on Computers and Communications. 2003. p. 541-546. 1214175 https://doi.org/10.1109/ISCC.2003.1214175
Serpanos, D. N. ; Moundrouidou, X. ; Gambrili, M. / Evaluation of switch schedulers for embedded systems. Proceedings - IEEE Symposium on Computers and Communications. 2003. pp. 541-546
@inproceedings{771d818bb6be48669cbae6b824d09faa,
title = "Evaluation of switch schedulers for embedded systems",
abstract = "We evaluate hardware and software implementations of a centralized and a distributed scheduler for embedded packet switches. The evaluation is performed for embedded system implementation, on a system that includes an FPGA and an embedded, on-chip processor. The results demonstrate that, in contrast to expectations, centralized schedulers provide better performance than distributed ones in hardware implementations. In software implementations for embedded processors, surprisingly, distributed schedulers achieve better performance, due to better management of the processor's limited resources and simpler code.",
author = "Serpanos, {D. N.} and X. Moundrouidou and M. Gambrili",
year = "2003",
month = "12",
day = "1",
doi = "10.1109/ISCC.2003.1214175",
language = "English",
isbn = "076951961X",
pages = "541--546",
booktitle = "Proceedings - IEEE Symposium on Computers and Communications",

}

TY - GEN

T1 - Evaluation of switch schedulers for embedded systems

AU - Serpanos, D. N.

AU - Moundrouidou, X.

AU - Gambrili, M.

PY - 2003/12/1

Y1 - 2003/12/1

N2 - We evaluate hardware and software implementations of a centralized and a distributed scheduler for embedded packet switches. The evaluation is performed for embedded system implementation, on a system that includes an FPGA and an embedded, on-chip processor. The results demonstrate that, in contrast to expectations, centralized schedulers provide better performance than distributed ones in hardware implementations. In software implementations for embedded processors, surprisingly, distributed schedulers achieve better performance, due to better management of the processor's limited resources and simpler code.

AB - We evaluate hardware and software implementations of a centralized and a distributed scheduler for embedded packet switches. The evaluation is performed for embedded system implementation, on a system that includes an FPGA and an embedded, on-chip processor. The results demonstrate that, in contrast to expectations, centralized schedulers provide better performance than distributed ones in hardware implementations. In software implementations for embedded processors, surprisingly, distributed schedulers achieve better performance, due to better management of the processor's limited resources and simpler code.

UR - http://www.scopus.com/inward/record.url?scp=60349114812&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=60349114812&partnerID=8YFLogxK

U2 - 10.1109/ISCC.2003.1214175

DO - 10.1109/ISCC.2003.1214175

M3 - Conference contribution

AN - SCOPUS:60349114812

SN - 076951961X

SN - 9780769519616

SP - 541

EP - 546

BT - Proceedings - IEEE Symposium on Computers and Communications

ER -