Embedding large multidimensional DSP computations in reconfigurable logic

Ayman Elnaggar, Hussein Alnuweiri, Mabo R. Ito

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

This paper presents an efficient methodology for decomposing and modularizing large computations so that they can be easily mapped onto FPGAs and other programmable logic structures. The paper focuses on the multidimensional discrete cosine transform (DCT). The main advantage of the proposed decomposition strategy is that it enables constructing large m-dimensional DCTs from a single stage of smaller size m-dimensional DCTs. We demonstrate the power of our technique by mapping 2-d DCT computations of various sizes on an FPGA-based transformable computer and report their performance (both in terms of speed and gate utilization).

Original languageEnglish
Title of host publicationProceedings of SPIE - The International Society for Optical Engineering
EditorsJohn Schewel, Peter M. Athanas, V.Michael Jr. Bove, John Watson
Pages300-307
Number of pages8
Volume2914
Publication statusPublished - 1 Dec 1996
Externally publishedYes
EventHigh-Speed Computing, Digital Signal Processing, and Filtering Using Reconfigurable Logic - Boston, MA, USA
Duration: 20 Nov 199621 Nov 1996

Other

OtherHigh-Speed Computing, Digital Signal Processing, and Filtering Using Reconfigurable Logic
CityBoston, MA, USA
Period20/11/9621/11/96

Fingerprint

discrete cosine transform
Discrete Cosine Transform
Discrete cosine transforms
embedding
Field Programmable Gate Array
logic
Field programmable gate arrays (FPGA)
Logic
Decomposition
Decompose
Methodology
Demonstrate
methodology
decomposition
Strategy

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Condensed Matter Physics
  • Computer Science Applications
  • Applied Mathematics
  • Electrical and Electronic Engineering

Cite this

Elnaggar, A., Alnuweiri, H., & Ito, M. R. (1996). Embedding large multidimensional DSP computations in reconfigurable logic. In J. Schewel, P. M. Athanas, V. M. J. Bove, & J. Watson (Eds.), Proceedings of SPIE - The International Society for Optical Engineering (Vol. 2914, pp. 300-307)

Embedding large multidimensional DSP computations in reconfigurable logic. / Elnaggar, Ayman; Alnuweiri, Hussein; Ito, Mabo R.

Proceedings of SPIE - The International Society for Optical Engineering. ed. / John Schewel; Peter M. Athanas; V.Michael Jr. Bove; John Watson. Vol. 2914 1996. p. 300-307.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Elnaggar, A, Alnuweiri, H & Ito, MR 1996, Embedding large multidimensional DSP computations in reconfigurable logic. in J Schewel, PM Athanas, VMJ Bove & J Watson (eds), Proceedings of SPIE - The International Society for Optical Engineering. vol. 2914, pp. 300-307, High-Speed Computing, Digital Signal Processing, and Filtering Using Reconfigurable Logic, Boston, MA, USA, 20/11/96.
Elnaggar A, Alnuweiri H, Ito MR. Embedding large multidimensional DSP computations in reconfigurable logic. In Schewel J, Athanas PM, Bove VMJ, Watson J, editors, Proceedings of SPIE - The International Society for Optical Engineering. Vol. 2914. 1996. p. 300-307
Elnaggar, Ayman ; Alnuweiri, Hussein ; Ito, Mabo R. / Embedding large multidimensional DSP computations in reconfigurable logic. Proceedings of SPIE - The International Society for Optical Engineering. editor / John Schewel ; Peter M. Athanas ; V.Michael Jr. Bove ; John Watson. Vol. 2914 1996. pp. 300-307
@inproceedings{fe89fd7a388944dcb73a949bcbf38e3f,
title = "Embedding large multidimensional DSP computations in reconfigurable logic",
abstract = "This paper presents an efficient methodology for decomposing and modularizing large computations so that they can be easily mapped onto FPGAs and other programmable logic structures. The paper focuses on the multidimensional discrete cosine transform (DCT). The main advantage of the proposed decomposition strategy is that it enables constructing large m-dimensional DCTs from a single stage of smaller size m-dimensional DCTs. We demonstrate the power of our technique by mapping 2-d DCT computations of various sizes on an FPGA-based transformable computer and report their performance (both in terms of speed and gate utilization).",
author = "Ayman Elnaggar and Hussein Alnuweiri and Ito, {Mabo R.}",
year = "1996",
month = "12",
day = "1",
language = "English",
isbn = "0819423165",
volume = "2914",
pages = "300--307",
editor = "John Schewel and Athanas, {Peter M.} and Bove, {V.Michael Jr.} and John Watson",
booktitle = "Proceedings of SPIE - The International Society for Optical Engineering",

}

TY - GEN

T1 - Embedding large multidimensional DSP computations in reconfigurable logic

AU - Elnaggar, Ayman

AU - Alnuweiri, Hussein

AU - Ito, Mabo R.

PY - 1996/12/1

Y1 - 1996/12/1

N2 - This paper presents an efficient methodology for decomposing and modularizing large computations so that they can be easily mapped onto FPGAs and other programmable logic structures. The paper focuses on the multidimensional discrete cosine transform (DCT). The main advantage of the proposed decomposition strategy is that it enables constructing large m-dimensional DCTs from a single stage of smaller size m-dimensional DCTs. We demonstrate the power of our technique by mapping 2-d DCT computations of various sizes on an FPGA-based transformable computer and report their performance (both in terms of speed and gate utilization).

AB - This paper presents an efficient methodology for decomposing and modularizing large computations so that they can be easily mapped onto FPGAs and other programmable logic structures. The paper focuses on the multidimensional discrete cosine transform (DCT). The main advantage of the proposed decomposition strategy is that it enables constructing large m-dimensional DCTs from a single stage of smaller size m-dimensional DCTs. We demonstrate the power of our technique by mapping 2-d DCT computations of various sizes on an FPGA-based transformable computer and report their performance (both in terms of speed and gate utilization).

UR - http://www.scopus.com/inward/record.url?scp=0030370239&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0030370239&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0030370239

SN - 0819423165

SN - 9780819423160

VL - 2914

SP - 300

EP - 307

BT - Proceedings of SPIE - The International Society for Optical Engineering

A2 - Schewel, John

A2 - Athanas, Peter M.

A2 - Bove, V.Michael Jr.

A2 - Watson, John

ER -