Efficient memory management for high-speed ATM systems

D. N. Serpanos, P. Karakonstantis

Research output: Contribution to journalArticle

7 Citations (Scopus)

Abstract

ATM technology places strict performance requirements on ATM systems, especially considering the scalability of the SDH/SONET physical layer to high speeds. Throughput preservation of the link speed through protocols to a higher layer application is a known problem in high-speed communication systems. The problem is being addressed with design methodologies that offer high speed data paths, using specialized hardware, and increased processing power, commonly in the form of embedded processors. In this paper, we present a case study for a high-speed Queue Manager for ATM systems. The manager enables high-speed data transfer to/from system memory and management of logical data structures (queues). Furthermore, it provides high-speed and importantly, scalability and re-usability, so that it can be used in a wide range of ATM systems, such as workstation adapters, switches, routers, etc. In this work, we provide contributions in two directions. We describe an approach to develop a high-speed, scalable and re-usable memory manager for ATM systems, and then we provide an architecture and implementations in hardware as well as in software for embedded systems. The results indicate the cost/performance trade-off's and system scalability and thus, enable designers to choose the implementation that meets their target system requirements well.

Original languageEnglish
Pages (from-to)207-235
Number of pages29
JournalDesign Automation for Embedded Systems
Volume6
Issue number2
DOIs
Publication statusPublished - 1 Apr 2001
Externally publishedYes

Fingerprint

Automatic teller machines
Computer systems
Data storage equipment
Scalability
Managers
Computer workstations
Reusability
Data transfer
Routers
Embedded systems
Computer hardware
Data structures
Communication systems
Switches
Throughput
Hardware
Network protocols
Processing

Keywords

  • ATM
  • Embedded processors
  • FPGA
  • Memory management

ASJC Scopus subject areas

  • Hardware and Architecture
  • Computer Graphics and Computer-Aided Design
  • Software

Cite this

Efficient memory management for high-speed ATM systems. / Serpanos, D. N.; Karakonstantis, P.

In: Design Automation for Embedded Systems, Vol. 6, No. 2, 01.04.2001, p. 207-235.

Research output: Contribution to journalArticle

Serpanos, D. N. ; Karakonstantis, P. / Efficient memory management for high-speed ATM systems. In: Design Automation for Embedded Systems. 2001 ; Vol. 6, No. 2. pp. 207-235.
@article{bbd614ec95e84c3494f781f77e6da04e,
title = "Efficient memory management for high-speed ATM systems",
abstract = "ATM technology places strict performance requirements on ATM systems, especially considering the scalability of the SDH/SONET physical layer to high speeds. Throughput preservation of the link speed through protocols to a higher layer application is a known problem in high-speed communication systems. The problem is being addressed with design methodologies that offer high speed data paths, using specialized hardware, and increased processing power, commonly in the form of embedded processors. In this paper, we present a case study for a high-speed Queue Manager for ATM systems. The manager enables high-speed data transfer to/from system memory and management of logical data structures (queues). Furthermore, it provides high-speed and importantly, scalability and re-usability, so that it can be used in a wide range of ATM systems, such as workstation adapters, switches, routers, etc. In this work, we provide contributions in two directions. We describe an approach to develop a high-speed, scalable and re-usable memory manager for ATM systems, and then we provide an architecture and implementations in hardware as well as in software for embedded systems. The results indicate the cost/performance trade-off's and system scalability and thus, enable designers to choose the implementation that meets their target system requirements well.",
keywords = "ATM, Embedded processors, FPGA, Memory management",
author = "Serpanos, {D. N.} and P. Karakonstantis",
year = "2001",
month = "4",
day = "1",
doi = "10.1023/A:1011250815826",
language = "English",
volume = "6",
pages = "207--235",
journal = "Design Automation for Embedded Systems",
issn = "0929-5585",
publisher = "Springer Netherlands",
number = "2",

}

TY - JOUR

T1 - Efficient memory management for high-speed ATM systems

AU - Serpanos, D. N.

AU - Karakonstantis, P.

PY - 2001/4/1

Y1 - 2001/4/1

N2 - ATM technology places strict performance requirements on ATM systems, especially considering the scalability of the SDH/SONET physical layer to high speeds. Throughput preservation of the link speed through protocols to a higher layer application is a known problem in high-speed communication systems. The problem is being addressed with design methodologies that offer high speed data paths, using specialized hardware, and increased processing power, commonly in the form of embedded processors. In this paper, we present a case study for a high-speed Queue Manager for ATM systems. The manager enables high-speed data transfer to/from system memory and management of logical data structures (queues). Furthermore, it provides high-speed and importantly, scalability and re-usability, so that it can be used in a wide range of ATM systems, such as workstation adapters, switches, routers, etc. In this work, we provide contributions in two directions. We describe an approach to develop a high-speed, scalable and re-usable memory manager for ATM systems, and then we provide an architecture and implementations in hardware as well as in software for embedded systems. The results indicate the cost/performance trade-off's and system scalability and thus, enable designers to choose the implementation that meets their target system requirements well.

AB - ATM technology places strict performance requirements on ATM systems, especially considering the scalability of the SDH/SONET physical layer to high speeds. Throughput preservation of the link speed through protocols to a higher layer application is a known problem in high-speed communication systems. The problem is being addressed with design methodologies that offer high speed data paths, using specialized hardware, and increased processing power, commonly in the form of embedded processors. In this paper, we present a case study for a high-speed Queue Manager for ATM systems. The manager enables high-speed data transfer to/from system memory and management of logical data structures (queues). Furthermore, it provides high-speed and importantly, scalability and re-usability, so that it can be used in a wide range of ATM systems, such as workstation adapters, switches, routers, etc. In this work, we provide contributions in two directions. We describe an approach to develop a high-speed, scalable and re-usable memory manager for ATM systems, and then we provide an architecture and implementations in hardware as well as in software for embedded systems. The results indicate the cost/performance trade-off's and system scalability and thus, enable designers to choose the implementation that meets their target system requirements well.

KW - ATM

KW - Embedded processors

KW - FPGA

KW - Memory management

UR - http://www.scopus.com/inward/record.url?scp=0035298956&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0035298956&partnerID=8YFLogxK

U2 - 10.1023/A:1011250815826

DO - 10.1023/A:1011250815826

M3 - Article

VL - 6

SP - 207

EP - 235

JO - Design Automation for Embedded Systems

JF - Design Automation for Embedded Systems

SN - 0929-5585

IS - 2

ER -