Abstract
The authors consider efficient parallel solutions to basic image processing problems on parallel architectures with reduced number of processors. The first proposed organization has n**2 memory modules to perform several image processing computations on an n multiplied by n image. This SIMD (single-instruction-multiple-data-stream) architecture has simple overall organization, low processing requirements, and can be implemented using a limited VLSI chip set or off-the-shelf components. Many image computations which can be performed in O(n) time on a mesh-connected computer (MCC) with n**2 PEs (processing elements), can also be performed in O(n) time on this structure with n PEs. The authors also show that the proposed architecture with n processors has superior performance to other proposed architectures that are based on a linear array of n processors, even if each processor in the linear array has enough memory to hold an entire row or column of the image. A class of reduced hardware organizations with nk processors and n**2 memory modules, where 1 less than equivalent to k less than equivalent to n, is introduced. It can perform many computations related to single figures in O(n/k plus k) time and provides linear speedup in the range 1 less than equivalent to k less than equivalent to n**1**/**2.
| Original language | English |
|---|---|
| Title of host publication | Unknown Host Publication Title |
| Publisher | IEEE |
| Pages | 192-199 |
| Number of pages | 8 |
| ISBN (Print) | 0818608048 |
| Publication status | Published - 1 Dec 1987 |
| Externally published | Yes |
Fingerprint
ASJC Scopus subject areas
- Engineering(all)
Cite this
EFFICIENT IMAGE COMPUTATIONS ON VLSI ARCHITECTURES WITH REDUCED HARDWARE. / Alnuweiri, Hussein; Kumar, V. K Prasanna.
Unknown Host Publication Title. IEEE, 1987. p. 192-199.Research output: Chapter in Book/Report/Conference proceeding › Conference contribution
}
TY - GEN
T1 - EFFICIENT IMAGE COMPUTATIONS ON VLSI ARCHITECTURES WITH REDUCED HARDWARE.
AU - Alnuweiri, Hussein
AU - Kumar, V. K Prasanna
PY - 1987/12/1
Y1 - 1987/12/1
N2 - The authors consider efficient parallel solutions to basic image processing problems on parallel architectures with reduced number of processors. The first proposed organization has n**2 memory modules to perform several image processing computations on an n multiplied by n image. This SIMD (single-instruction-multiple-data-stream) architecture has simple overall organization, low processing requirements, and can be implemented using a limited VLSI chip set or off-the-shelf components. Many image computations which can be performed in O(n) time on a mesh-connected computer (MCC) with n**2 PEs (processing elements), can also be performed in O(n) time on this structure with n PEs. The authors also show that the proposed architecture with n processors has superior performance to other proposed architectures that are based on a linear array of n processors, even if each processor in the linear array has enough memory to hold an entire row or column of the image. A class of reduced hardware organizations with nk processors and n**2 memory modules, where 1 less than equivalent to k less than equivalent to n, is introduced. It can perform many computations related to single figures in O(n/k plus k) time and provides linear speedup in the range 1 less than equivalent to k less than equivalent to n**1**/**2.
AB - The authors consider efficient parallel solutions to basic image processing problems on parallel architectures with reduced number of processors. The first proposed organization has n**2 memory modules to perform several image processing computations on an n multiplied by n image. This SIMD (single-instruction-multiple-data-stream) architecture has simple overall organization, low processing requirements, and can be implemented using a limited VLSI chip set or off-the-shelf components. Many image computations which can be performed in O(n) time on a mesh-connected computer (MCC) with n**2 PEs (processing elements), can also be performed in O(n) time on this structure with n PEs. The authors also show that the proposed architecture with n processors has superior performance to other proposed architectures that are based on a linear array of n processors, even if each processor in the linear array has enough memory to hold an entire row or column of the image. A class of reduced hardware organizations with nk processors and n**2 memory modules, where 1 less than equivalent to k less than equivalent to n, is introduced. It can perform many computations related to single figures in O(n/k plus k) time and provides linear speedup in the range 1 less than equivalent to k less than equivalent to n**1**/**2.
UR - http://www.scopus.com/inward/record.url?scp=0023535902&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=0023535902&partnerID=8YFLogxK
M3 - Conference contribution
SN - 0818608048
SP - 192
EP - 199
BT - Unknown Host Publication Title
PB - IEEE
ER -