Digital VLSI implementation of a multi-precision neural network classifier

Amine Bermak, Dominique Martinez

Research output: Chapter in Book/Report/Conference proceedingConference contribution

4 Citations (Scopus)

Abstract

A systolic multi-precision digital VLSI classifier referred to as "SysNeuro" is presented. Unlike the usual VLSI implementation of classifiers, this hardware has been designed to achieve variable precision computations. A hardware reconfiguration is obtained by using switch elements to change the hardware connection between adjacent 4 bit neuron building blocks. With this reconfiguration concept it is possible to either increase the precision by pooling together adjacent cells or to increase the number of neurons for low levels of precision. Moreover, the design is easily programmable and can be configured to any artificial neural network (ANN) topology in order to cover various kinds of application. The chip integrates 16/8/4 neurons with a corresponding precision of 4/8/16 bits. A prototype has been successfully realized using 0.7 μm CMOS technology.

Original languageEnglish
Title of host publicationICONIP 1999, 6th International Conference on Neural Information Processing - Proceedings
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages560-565
Number of pages6
Volume2
ISBN (Electronic)0780358716, 9780780358713
DOIs
Publication statusPublished - 1 Jan 1999
Event6th International Conference on Neural Information Processing, ICONIP 1999 - Perth, Australia
Duration: 16 Nov 199920 Nov 1999

Other

Other6th International Conference on Neural Information Processing, ICONIP 1999
CountryAustralia
CityPerth
Period16/11/9920/11/99

Fingerprint

Neurons
Classifiers
Classifier
Neural Networks
Neural networks
Hardware
Neuron
Reconfiguration
Adjacent
Switches
Topology
Pooling
Network Topology
Building Blocks
Artificial Neural Network
Switch
Chip
Integrate
Prototype
Cover

ASJC Scopus subject areas

  • Artificial Intelligence
  • Computational Theory and Mathematics
  • Computer Networks and Communications
  • Statistics, Probability and Uncertainty

Cite this

Bermak, A., & Martinez, D. (1999). Digital VLSI implementation of a multi-precision neural network classifier. In ICONIP 1999, 6th International Conference on Neural Information Processing - Proceedings (Vol. 2, pp. 560-565). [845655] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ICONIP.1999.845655

Digital VLSI implementation of a multi-precision neural network classifier. / Bermak, Amine; Martinez, Dominique.

ICONIP 1999, 6th International Conference on Neural Information Processing - Proceedings. Vol. 2 Institute of Electrical and Electronics Engineers Inc., 1999. p. 560-565 845655.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Bermak, A & Martinez, D 1999, Digital VLSI implementation of a multi-precision neural network classifier. in ICONIP 1999, 6th International Conference on Neural Information Processing - Proceedings. vol. 2, 845655, Institute of Electrical and Electronics Engineers Inc., pp. 560-565, 6th International Conference on Neural Information Processing, ICONIP 1999, Perth, Australia, 16/11/99. https://doi.org/10.1109/ICONIP.1999.845655
Bermak A, Martinez D. Digital VLSI implementation of a multi-precision neural network classifier. In ICONIP 1999, 6th International Conference on Neural Information Processing - Proceedings. Vol. 2. Institute of Electrical and Electronics Engineers Inc. 1999. p. 560-565. 845655 https://doi.org/10.1109/ICONIP.1999.845655
Bermak, Amine ; Martinez, Dominique. / Digital VLSI implementation of a multi-precision neural network classifier. ICONIP 1999, 6th International Conference on Neural Information Processing - Proceedings. Vol. 2 Institute of Electrical and Electronics Engineers Inc., 1999. pp. 560-565
@inproceedings{3eaa2fd9edce4d1e91e6b5aeaa9e5a46,
title = "Digital VLSI implementation of a multi-precision neural network classifier",
abstract = "A systolic multi-precision digital VLSI classifier referred to as {"}SysNeuro{"} is presented. Unlike the usual VLSI implementation of classifiers, this hardware has been designed to achieve variable precision computations. A hardware reconfiguration is obtained by using switch elements to change the hardware connection between adjacent 4 bit neuron building blocks. With this reconfiguration concept it is possible to either increase the precision by pooling together adjacent cells or to increase the number of neurons for low levels of precision. Moreover, the design is easily programmable and can be configured to any artificial neural network (ANN) topology in order to cover various kinds of application. The chip integrates 16/8/4 neurons with a corresponding precision of 4/8/16 bits. A prototype has been successfully realized using 0.7 μm CMOS technology.",
author = "Amine Bermak and Dominique Martinez",
year = "1999",
month = "1",
day = "1",
doi = "10.1109/ICONIP.1999.845655",
language = "English",
volume = "2",
pages = "560--565",
booktitle = "ICONIP 1999, 6th International Conference on Neural Information Processing - Proceedings",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - GEN

T1 - Digital VLSI implementation of a multi-precision neural network classifier

AU - Bermak, Amine

AU - Martinez, Dominique

PY - 1999/1/1

Y1 - 1999/1/1

N2 - A systolic multi-precision digital VLSI classifier referred to as "SysNeuro" is presented. Unlike the usual VLSI implementation of classifiers, this hardware has been designed to achieve variable precision computations. A hardware reconfiguration is obtained by using switch elements to change the hardware connection between adjacent 4 bit neuron building blocks. With this reconfiguration concept it is possible to either increase the precision by pooling together adjacent cells or to increase the number of neurons for low levels of precision. Moreover, the design is easily programmable and can be configured to any artificial neural network (ANN) topology in order to cover various kinds of application. The chip integrates 16/8/4 neurons with a corresponding precision of 4/8/16 bits. A prototype has been successfully realized using 0.7 μm CMOS technology.

AB - A systolic multi-precision digital VLSI classifier referred to as "SysNeuro" is presented. Unlike the usual VLSI implementation of classifiers, this hardware has been designed to achieve variable precision computations. A hardware reconfiguration is obtained by using switch elements to change the hardware connection between adjacent 4 bit neuron building blocks. With this reconfiguration concept it is possible to either increase the precision by pooling together adjacent cells or to increase the number of neurons for low levels of precision. Moreover, the design is easily programmable and can be configured to any artificial neural network (ANN) topology in order to cover various kinds of application. The chip integrates 16/8/4 neurons with a corresponding precision of 4/8/16 bits. A prototype has been successfully realized using 0.7 μm CMOS technology.

UR - http://www.scopus.com/inward/record.url?scp=84964548223&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84964548223&partnerID=8YFLogxK

U2 - 10.1109/ICONIP.1999.845655

DO - 10.1109/ICONIP.1999.845655

M3 - Conference contribution

VL - 2

SP - 560

EP - 565

BT - ICONIP 1999, 6th International Conference on Neural Information Processing - Proceedings

PB - Institute of Electrical and Electronics Engineers Inc.

ER -