DESIGN AND IMPLEMENTATION OF A SINGLE-CHIP 1-D MEDIAN FILTER.

Kemal Oflazer

Research output: Contribution to journalArticle

111 Citations (Scopus)

Abstract

The design and implementation of a VLSI chip for the one-dimensional median filtering operation is presented. The device is designed to operate on 8-bit sample sequences with a window size of five samples. Extensive pipelining and employment of systolic data-flow concepts at the bit level enable the chip to filter at rates up to ten megasamples per second. A configuration for using the chip for approximate two-dimensional median filtering operation is presented.

Original languageEnglish
Pages (from-to)1164-1168
Number of pages5
JournalIEEE Transactions on Acoustics, Speech, and Signal Processing
VolumeASSP-31
Issue number5
Publication statusPublished - Oct 1983
Externally publishedYes

Fingerprint

Median filters

ASJC Scopus subject areas

  • Signal Processing

Cite this

DESIGN AND IMPLEMENTATION OF A SINGLE-CHIP 1-D MEDIAN FILTER. / Oflazer, Kemal.

In: IEEE Transactions on Acoustics, Speech, and Signal Processing, Vol. ASSP-31, No. 5, 10.1983, p. 1164-1168.

Research output: Contribution to journalArticle

@article{8584cc02ccb64d50a9b5ac9618c97782,
title = "DESIGN AND IMPLEMENTATION OF A SINGLE-CHIP 1-D MEDIAN FILTER.",
abstract = "The design and implementation of a VLSI chip for the one-dimensional median filtering operation is presented. The device is designed to operate on 8-bit sample sequences with a window size of five samples. Extensive pipelining and employment of systolic data-flow concepts at the bit level enable the chip to filter at rates up to ten megasamples per second. A configuration for using the chip for approximate two-dimensional median filtering operation is presented.",
author = "Kemal Oflazer",
year = "1983",
month = "10",
language = "English",
volume = "ASSP-31",
pages = "1164--1168",
journal = "IEEE Transactions on Signal Processing",
issn = "1053-587X",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "5",

}

TY - JOUR

T1 - DESIGN AND IMPLEMENTATION OF A SINGLE-CHIP 1-D MEDIAN FILTER.

AU - Oflazer, Kemal

PY - 1983/10

Y1 - 1983/10

N2 - The design and implementation of a VLSI chip for the one-dimensional median filtering operation is presented. The device is designed to operate on 8-bit sample sequences with a window size of five samples. Extensive pipelining and employment of systolic data-flow concepts at the bit level enable the chip to filter at rates up to ten megasamples per second. A configuration for using the chip for approximate two-dimensional median filtering operation is presented.

AB - The design and implementation of a VLSI chip for the one-dimensional median filtering operation is presented. The device is designed to operate on 8-bit sample sequences with a window size of five samples. Extensive pipelining and employment of systolic data-flow concepts at the bit level enable the chip to filter at rates up to ten megasamples per second. A configuration for using the chip for approximate two-dimensional median filtering operation is presented.

UR - http://www.scopus.com/inward/record.url?scp=0020829015&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0020829015&partnerID=8YFLogxK

M3 - Article

VL - ASSP-31

SP - 1164

EP - 1168

JO - IEEE Transactions on Signal Processing

JF - IEEE Transactions on Signal Processing

SN - 1053-587X

IS - 5

ER -