Design and evaluation of scalable shared-memory ATM switches

Mohammad Alimuddin, Hussein Alnuweiri

Research output: Contribution to journalArticle

2 Citations (Scopus)

Abstract

This paper proposes a number of simple, yet very effective, cell switching architectures that employ shared memory as a basic switching component. Employing small shared-memory switching has several major advantages. First, by taking advantage of commercially available memory technologies, ATM switch design can be simplified to determining a suitable shared-memory module size, and identifying a proper interconnection among the modules. In this w-ay, switch architectures can be reusable and able to evolve as memory technology advances. Second, shared memory greatly enhances buffer space utilization, allows the implementation of flexible and fair buffer allocation policies for multiple services. The switch architectures presented in this paper offer a number of alternative shared buffering schemes including, shared output, input with shared output, and multistage shared buffering. The proposed architectures employ simple, self-routing, interconnection fabrics. We present several simulation results that demonstrate the superior performance of our switch architectures under uniform, bursty, and non-uniform (or hot-spot) input traffic.

Original languageEnglish
Pages (from-to)224-236
Number of pages13
JournalIEICE Transactions on Communications
VolumeE81-B
Issue number2
Publication statusPublished - 1 Jan 1998
Externally publishedYes

Fingerprint

Automatic teller machines
Switches
Data storage equipment

Keywords

  • ATM switch
  • Bursty traffic
  • Dilation
  • LC backpressure
  • Shared-memory
  • Truncated Banyan architecture

ASJC Scopus subject areas

  • Software
  • Computer Networks and Communications
  • Electrical and Electronic Engineering

Cite this

Design and evaluation of scalable shared-memory ATM switches. / Alimuddin, Mohammad; Alnuweiri, Hussein.

In: IEICE Transactions on Communications, Vol. E81-B, No. 2, 01.01.1998, p. 224-236.

Research output: Contribution to journalArticle

@article{f67b4cccf09545ce805a14844133a696,
title = "Design and evaluation of scalable shared-memory ATM switches",
abstract = "This paper proposes a number of simple, yet very effective, cell switching architectures that employ shared memory as a basic switching component. Employing small shared-memory switching has several major advantages. First, by taking advantage of commercially available memory technologies, ATM switch design can be simplified to determining a suitable shared-memory module size, and identifying a proper interconnection among the modules. In this w-ay, switch architectures can be reusable and able to evolve as memory technology advances. Second, shared memory greatly enhances buffer space utilization, allows the implementation of flexible and fair buffer allocation policies for multiple services. The switch architectures presented in this paper offer a number of alternative shared buffering schemes including, shared output, input with shared output, and multistage shared buffering. The proposed architectures employ simple, self-routing, interconnection fabrics. We present several simulation results that demonstrate the superior performance of our switch architectures under uniform, bursty, and non-uniform (or hot-spot) input traffic.",
keywords = "ATM switch, Bursty traffic, Dilation, LC backpressure, Shared-memory, Truncated Banyan architecture",
author = "Mohammad Alimuddin and Hussein Alnuweiri",
year = "1998",
month = "1",
day = "1",
language = "English",
volume = "E81-B",
pages = "224--236",
journal = "IEICE Transactions on Communications",
issn = "0916-8516",
publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
number = "2",

}

TY - JOUR

T1 - Design and evaluation of scalable shared-memory ATM switches

AU - Alimuddin, Mohammad

AU - Alnuweiri, Hussein

PY - 1998/1/1

Y1 - 1998/1/1

N2 - This paper proposes a number of simple, yet very effective, cell switching architectures that employ shared memory as a basic switching component. Employing small shared-memory switching has several major advantages. First, by taking advantage of commercially available memory technologies, ATM switch design can be simplified to determining a suitable shared-memory module size, and identifying a proper interconnection among the modules. In this w-ay, switch architectures can be reusable and able to evolve as memory technology advances. Second, shared memory greatly enhances buffer space utilization, allows the implementation of flexible and fair buffer allocation policies for multiple services. The switch architectures presented in this paper offer a number of alternative shared buffering schemes including, shared output, input with shared output, and multistage shared buffering. The proposed architectures employ simple, self-routing, interconnection fabrics. We present several simulation results that demonstrate the superior performance of our switch architectures under uniform, bursty, and non-uniform (or hot-spot) input traffic.

AB - This paper proposes a number of simple, yet very effective, cell switching architectures that employ shared memory as a basic switching component. Employing small shared-memory switching has several major advantages. First, by taking advantage of commercially available memory technologies, ATM switch design can be simplified to determining a suitable shared-memory module size, and identifying a proper interconnection among the modules. In this w-ay, switch architectures can be reusable and able to evolve as memory technology advances. Second, shared memory greatly enhances buffer space utilization, allows the implementation of flexible and fair buffer allocation policies for multiple services. The switch architectures presented in this paper offer a number of alternative shared buffering schemes including, shared output, input with shared output, and multistage shared buffering. The proposed architectures employ simple, self-routing, interconnection fabrics. We present several simulation results that demonstrate the superior performance of our switch architectures under uniform, bursty, and non-uniform (or hot-spot) input traffic.

KW - ATM switch

KW - Bursty traffic

KW - Dilation

KW - LC backpressure

KW - Shared-memory

KW - Truncated Banyan architecture

UR - http://www.scopus.com/inward/record.url?scp=0031997670&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0031997670&partnerID=8YFLogxK

M3 - Article

VL - E81-B

SP - 224

EP - 236

JO - IEICE Transactions on Communications

JF - IEICE Transactions on Communications

SN - 0916-8516

IS - 2

ER -