Design and characterization of low power and low noise truly all-digital clock and data recovery circuit for SERDES devices

Maher Assaad, Mohammed H. Alser, Amine Bermak

Research output: Contribution to journalArticle

2 Citations (Scopus)

Abstract

This paper presents a true all-digital referenceless mixed FLL/DLL quarter-rate clock and data recovery (CDR) circuit for SERDES devices. Key circuit blocks include a quarter-rate frequency detector, a quarter-rate phase detector, an eight-phase signal generator, and a low-jitter digitallycontrolled oscillator (DCO). The circuit is referenceless operating at an internally generated signal with a frequency equal to one-fourth of the incoming data rate. It can achieve phase and frequency detection at a PRBS data stream as well as inherent 1-to-4 demultiplexing. Though, there exists few numbers of dual-loop fractional rate CDR circuits, however the proposed circuit is entirely digital, synthesizable from a Verilog hardware description language and hence requires no filter, analog or off-FPGA components. Furthermore, a Verilog-based description of the circuit makes it easy to implement on various FPGA platform as well as an integrated circuit with inconsiderable modification. The design has been synthesized and implemented on the Altera DE2-70 development board. The CDR achieves BER lower than 10-12 (using bathtub plot), consumes 590-W power while operating at 167.5 Mb/s, the tracking range of the CDR corresponds to 167.32 Mb/s to 193.6 Mb/s data range. The measured RMS and peak-to-peak jitters of the recovered clock are 47.3 ps and 297 ps, respectively, at 167.5 Mb/s and 223-1 PRBS input stream.

Original languageEnglish
Pages (from-to)63-72
Number of pages10
JournalJournal of Low Power Electronics
Volume9
Issue number1
DOIs
Publication statusPublished - Apr 2013
Externally publishedYes

Fingerprint

Clock and data recovery circuits (CDR circuits)
Digital circuits
Computer hardware description languages
Clocks
Networks (circuits)
Jitter
Field programmable gate arrays (FPGA)
Detectors
Demultiplexing
Recovery
Signal generators
Integrated circuits

Keywords

  • Clock and Data Recovery (CDR)
  • Digitally-Controlled Oscillator (DCO).
  • Early-Late Phase Detector
  • Field Programmable Gate Array (FPGA)
  • Quarter- Rate Frequency Detector
  • Quarter-Rate Phase Detector
  • System-on-Chip (SoC)

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Design and characterization of low power and low noise truly all-digital clock and data recovery circuit for SERDES devices. / Assaad, Maher; Alser, Mohammed H.; Bermak, Amine.

In: Journal of Low Power Electronics, Vol. 9, No. 1, 04.2013, p. 63-72.

Research output: Contribution to journalArticle

@article{086d0e7e9f674aeeaca4f6ae3d973914,
title = "Design and characterization of low power and low noise truly all-digital clock and data recovery circuit for SERDES devices",
abstract = "This paper presents a true all-digital referenceless mixed FLL/DLL quarter-rate clock and data recovery (CDR) circuit for SERDES devices. Key circuit blocks include a quarter-rate frequency detector, a quarter-rate phase detector, an eight-phase signal generator, and a low-jitter digitallycontrolled oscillator (DCO). The circuit is referenceless operating at an internally generated signal with a frequency equal to one-fourth of the incoming data rate. It can achieve phase and frequency detection at a PRBS data stream as well as inherent 1-to-4 demultiplexing. Though, there exists few numbers of dual-loop fractional rate CDR circuits, however the proposed circuit is entirely digital, synthesizable from a Verilog hardware description language and hence requires no filter, analog or off-FPGA components. Furthermore, a Verilog-based description of the circuit makes it easy to implement on various FPGA platform as well as an integrated circuit with inconsiderable modification. The design has been synthesized and implemented on the Altera DE2-70 development board. The CDR achieves BER lower than 10-12 (using bathtub plot), consumes 590-W power while operating at 167.5 Mb/s, the tracking range of the CDR corresponds to 167.32 Mb/s to 193.6 Mb/s data range. The measured RMS and peak-to-peak jitters of the recovered clock are 47.3 ps and 297 ps, respectively, at 167.5 Mb/s and 223-1 PRBS input stream.",
keywords = "Clock and Data Recovery (CDR), Digitally-Controlled Oscillator (DCO)., Early-Late Phase Detector, Field Programmable Gate Array (FPGA), Quarter- Rate Frequency Detector, Quarter-Rate Phase Detector, System-on-Chip (SoC)",
author = "Maher Assaad and Alser, {Mohammed H.} and Amine Bermak",
year = "2013",
month = "4",
doi = "10.1166/jolpe.2013.1241",
language = "English",
volume = "9",
pages = "63--72",
journal = "Journal of Low Power Electronics",
issn = "1546-1998",
publisher = "American Scientific Publishers",
number = "1",

}

TY - JOUR

T1 - Design and characterization of low power and low noise truly all-digital clock and data recovery circuit for SERDES devices

AU - Assaad, Maher

AU - Alser, Mohammed H.

AU - Bermak, Amine

PY - 2013/4

Y1 - 2013/4

N2 - This paper presents a true all-digital referenceless mixed FLL/DLL quarter-rate clock and data recovery (CDR) circuit for SERDES devices. Key circuit blocks include a quarter-rate frequency detector, a quarter-rate phase detector, an eight-phase signal generator, and a low-jitter digitallycontrolled oscillator (DCO). The circuit is referenceless operating at an internally generated signal with a frequency equal to one-fourth of the incoming data rate. It can achieve phase and frequency detection at a PRBS data stream as well as inherent 1-to-4 demultiplexing. Though, there exists few numbers of dual-loop fractional rate CDR circuits, however the proposed circuit is entirely digital, synthesizable from a Verilog hardware description language and hence requires no filter, analog or off-FPGA components. Furthermore, a Verilog-based description of the circuit makes it easy to implement on various FPGA platform as well as an integrated circuit with inconsiderable modification. The design has been synthesized and implemented on the Altera DE2-70 development board. The CDR achieves BER lower than 10-12 (using bathtub plot), consumes 590-W power while operating at 167.5 Mb/s, the tracking range of the CDR corresponds to 167.32 Mb/s to 193.6 Mb/s data range. The measured RMS and peak-to-peak jitters of the recovered clock are 47.3 ps and 297 ps, respectively, at 167.5 Mb/s and 223-1 PRBS input stream.

AB - This paper presents a true all-digital referenceless mixed FLL/DLL quarter-rate clock and data recovery (CDR) circuit for SERDES devices. Key circuit blocks include a quarter-rate frequency detector, a quarter-rate phase detector, an eight-phase signal generator, and a low-jitter digitallycontrolled oscillator (DCO). The circuit is referenceless operating at an internally generated signal with a frequency equal to one-fourth of the incoming data rate. It can achieve phase and frequency detection at a PRBS data stream as well as inherent 1-to-4 demultiplexing. Though, there exists few numbers of dual-loop fractional rate CDR circuits, however the proposed circuit is entirely digital, synthesizable from a Verilog hardware description language and hence requires no filter, analog or off-FPGA components. Furthermore, a Verilog-based description of the circuit makes it easy to implement on various FPGA platform as well as an integrated circuit with inconsiderable modification. The design has been synthesized and implemented on the Altera DE2-70 development board. The CDR achieves BER lower than 10-12 (using bathtub plot), consumes 590-W power while operating at 167.5 Mb/s, the tracking range of the CDR corresponds to 167.32 Mb/s to 193.6 Mb/s data range. The measured RMS and peak-to-peak jitters of the recovered clock are 47.3 ps and 297 ps, respectively, at 167.5 Mb/s and 223-1 PRBS input stream.

KW - Clock and Data Recovery (CDR)

KW - Digitally-Controlled Oscillator (DCO).

KW - Early-Late Phase Detector

KW - Field Programmable Gate Array (FPGA)

KW - Quarter- Rate Frequency Detector

KW - Quarter-Rate Phase Detector

KW - System-on-Chip (SoC)

UR - http://www.scopus.com/inward/record.url?scp=84878515183&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84878515183&partnerID=8YFLogxK

U2 - 10.1166/jolpe.2013.1241

DO - 10.1166/jolpe.2013.1241

M3 - Article

AN - SCOPUS:84878515183

VL - 9

SP - 63

EP - 72

JO - Journal of Low Power Electronics

JF - Journal of Low Power Electronics

SN - 1546-1998

IS - 1

ER -