Compressive acquisition CMOS image sensor using on-line sorting scheme

Milin Zhang, Amine Bermak

Research output: Chapter in Book/Report/Conference proceedingConference contribution

4 Citations (Scopus)

Abstract

In this paper, we propose a compact block-based compressive acquisition CMOS image sensors. The overall image is decomposed into blocks. The proposed design reorders the raw captured pixel values within each block, only recording the brightest pixel value and the darkest pixel value for each block using full precision (typically 8-bit). During reconstruction, block models are built to model the value distribution within one block. As in a digital pixel sensor (DPS) array the pixel data are naturally ordered (from the brightest to the darkest pixel), the block-level hardware overload while implementing the proposed scheme is very low. The proposed scheme enables reduced memory requirement, and hence enabling significant silicon area saving. The compression performance and image quality of the proposed algorithm are thoroughly analyzed for different block sizes and a mathematical model is subsequently derived. Simulation result shows that the proposed algorithm enables more than 80% pixel-level memory reduction at a PSNR level around 23dB and using 1BPP.

Original languageEnglish
Title of host publication2009 International SoC Design Conference, ISOCC 2009
Pages169-172
Number of pages4
DOIs
Publication statusPublished - 2009
Externally publishedYes
Event2009 International SoC Design Conference, ISOCC 2009 - Busan, Korea, Republic of
Duration: 22 Nov 200924 Nov 2009

Other

Other2009 International SoC Design Conference, ISOCC 2009
CountryKorea, Republic of
CityBusan
Period22/11/0924/11/09

Fingerprint

Sorting
Image sensors
Pixels
Data storage equipment
Sensor arrays
Image quality
Mathematical models
Hardware
Silicon

Keywords

  • Compressive acquisition image sensor
  • Digital pixel sensors
  • On-line block-based sorting scheme

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Zhang, M., & Bermak, A. (2009). Compressive acquisition CMOS image sensor using on-line sorting scheme. In 2009 International SoC Design Conference, ISOCC 2009 (pp. 169-172). [5423897] https://doi.org/10.1109/SOCDC.2009.5423897

Compressive acquisition CMOS image sensor using on-line sorting scheme. / Zhang, Milin; Bermak, Amine.

2009 International SoC Design Conference, ISOCC 2009. 2009. p. 169-172 5423897.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Zhang, M & Bermak, A 2009, Compressive acquisition CMOS image sensor using on-line sorting scheme. in 2009 International SoC Design Conference, ISOCC 2009., 5423897, pp. 169-172, 2009 International SoC Design Conference, ISOCC 2009, Busan, Korea, Republic of, 22/11/09. https://doi.org/10.1109/SOCDC.2009.5423897
Zhang M, Bermak A. Compressive acquisition CMOS image sensor using on-line sorting scheme. In 2009 International SoC Design Conference, ISOCC 2009. 2009. p. 169-172. 5423897 https://doi.org/10.1109/SOCDC.2009.5423897
Zhang, Milin ; Bermak, Amine. / Compressive acquisition CMOS image sensor using on-line sorting scheme. 2009 International SoC Design Conference, ISOCC 2009. 2009. pp. 169-172
@inproceedings{b091c241773c4acaae6eb7c5c3fd6ceb,
title = "Compressive acquisition CMOS image sensor using on-line sorting scheme",
abstract = "In this paper, we propose a compact block-based compressive acquisition CMOS image sensors. The overall image is decomposed into blocks. The proposed design reorders the raw captured pixel values within each block, only recording the brightest pixel value and the darkest pixel value for each block using full precision (typically 8-bit). During reconstruction, block models are built to model the value distribution within one block. As in a digital pixel sensor (DPS) array the pixel data are naturally ordered (from the brightest to the darkest pixel), the block-level hardware overload while implementing the proposed scheme is very low. The proposed scheme enables reduced memory requirement, and hence enabling significant silicon area saving. The compression performance and image quality of the proposed algorithm are thoroughly analyzed for different block sizes and a mathematical model is subsequently derived. Simulation result shows that the proposed algorithm enables more than 80{\%} pixel-level memory reduction at a PSNR level around 23dB and using 1BPP.",
keywords = "Compressive acquisition image sensor, Digital pixel sensors, On-line block-based sorting scheme",
author = "Milin Zhang and Amine Bermak",
year = "2009",
doi = "10.1109/SOCDC.2009.5423897",
language = "English",
isbn = "9781424450343",
pages = "169--172",
booktitle = "2009 International SoC Design Conference, ISOCC 2009",

}

TY - GEN

T1 - Compressive acquisition CMOS image sensor using on-line sorting scheme

AU - Zhang, Milin

AU - Bermak, Amine

PY - 2009

Y1 - 2009

N2 - In this paper, we propose a compact block-based compressive acquisition CMOS image sensors. The overall image is decomposed into blocks. The proposed design reorders the raw captured pixel values within each block, only recording the brightest pixel value and the darkest pixel value for each block using full precision (typically 8-bit). During reconstruction, block models are built to model the value distribution within one block. As in a digital pixel sensor (DPS) array the pixel data are naturally ordered (from the brightest to the darkest pixel), the block-level hardware overload while implementing the proposed scheme is very low. The proposed scheme enables reduced memory requirement, and hence enabling significant silicon area saving. The compression performance and image quality of the proposed algorithm are thoroughly analyzed for different block sizes and a mathematical model is subsequently derived. Simulation result shows that the proposed algorithm enables more than 80% pixel-level memory reduction at a PSNR level around 23dB and using 1BPP.

AB - In this paper, we propose a compact block-based compressive acquisition CMOS image sensors. The overall image is decomposed into blocks. The proposed design reorders the raw captured pixel values within each block, only recording the brightest pixel value and the darkest pixel value for each block using full precision (typically 8-bit). During reconstruction, block models are built to model the value distribution within one block. As in a digital pixel sensor (DPS) array the pixel data are naturally ordered (from the brightest to the darkest pixel), the block-level hardware overload while implementing the proposed scheme is very low. The proposed scheme enables reduced memory requirement, and hence enabling significant silicon area saving. The compression performance and image quality of the proposed algorithm are thoroughly analyzed for different block sizes and a mathematical model is subsequently derived. Simulation result shows that the proposed algorithm enables more than 80% pixel-level memory reduction at a PSNR level around 23dB and using 1BPP.

KW - Compressive acquisition image sensor

KW - Digital pixel sensors

KW - On-line block-based sorting scheme

UR - http://www.scopus.com/inward/record.url?scp=77951474682&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77951474682&partnerID=8YFLogxK

U2 - 10.1109/SOCDC.2009.5423897

DO - 10.1109/SOCDC.2009.5423897

M3 - Conference contribution

AN - SCOPUS:77951474682

SN - 9781424450343

SP - 169

EP - 172

BT - 2009 International SoC Design Conference, ISOCC 2009

ER -