ATLAS I: A single-chip, gigabit ATM switch with HIC/HS links and multi-lane back-pressure

M. Katevenis, D. N. Serpanos, G. Dimitriadis

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

ATLAS I is a single-chip ATM switch that uses IEEE Std. 1355 'HIC' gigabit links and implements optional credit-based flow control. It is a 16 × 16 switch with 20 Gb s-1 aggregate I/O throughput, three priority levels, 256-cell shared buffer, and 54 output queues achieving submicrosecond cut-through latency; furthermore, it supports rate-based flow control, link bundling, multicasting, and load monitoring. ATLAS I is targeted at use in interconnections ranging from wide area (WAN) to LAN and desktop (DAN) networking, and supports a mixture of services from real-time, guaranteed quality-of-service to best-effort, bursty amd flooding traffic. Target applications range from telecom to multimedia and multiprocessor NOWs. ATLAS I implements a multi-lane back-pressure (credit) flow control scheme, which in conjunction with shared buffering provides high performance and robust operation, since it eliminates the head-of-line blocking problems of input queuing and single-lane back-pressure. We present the queue model of the switch, we describe how multi-lane back-pressure is added on top of single-lane 1355 standard links, as an optional extension, and we show how the link interfaces are implemented and how their parameters are evaluated.

Original languageEnglish
Pages (from-to)481-490
Number of pages10
JournalMicroprocessors and Microsystems
Volume21
Issue number7-8
Publication statusPublished - 30 Mar 1998
Externally publishedYes

Fingerprint

Automatic teller machines
Flow control
Switches
Multicasting
Wide area networks
Pressure control
Local area networks
Telecommunication links
Quality of service
Throughput
Monitoring

Keywords

  • ATM
  • Credit-based flow control
  • High-speed switching
  • IEEE 1355
  • Multi-lane back-pressure

ASJC Scopus subject areas

  • Computer Networks and Communications
  • Hardware and Architecture
  • Software
  • Control and Systems Engineering
  • Electrical and Electronic Engineering

Cite this

ATLAS I : A single-chip, gigabit ATM switch with HIC/HS links and multi-lane back-pressure. / Katevenis, M.; Serpanos, D. N.; Dimitriadis, G.

In: Microprocessors and Microsystems, Vol. 21, No. 7-8, 30.03.1998, p. 481-490.

Research output: Contribution to journalArticle

Katevenis, M, Serpanos, DN & Dimitriadis, G 1998, 'ATLAS I: A single-chip, gigabit ATM switch with HIC/HS links and multi-lane back-pressure', Microprocessors and Microsystems, vol. 21, no. 7-8, pp. 481-490.
Katevenis, M. ; Serpanos, D. N. ; Dimitriadis, G. / ATLAS I : A single-chip, gigabit ATM switch with HIC/HS links and multi-lane back-pressure. In: Microprocessors and Microsystems. 1998 ; Vol. 21, No. 7-8. pp. 481-490.
@article{83afae2e269d4b5b9d0f2bc962c5249a,
title = "ATLAS I: A single-chip, gigabit ATM switch with HIC/HS links and multi-lane back-pressure",
abstract = "ATLAS I is a single-chip ATM switch that uses IEEE Std. 1355 'HIC' gigabit links and implements optional credit-based flow control. It is a 16 × 16 switch with 20 Gb s-1 aggregate I/O throughput, three priority levels, 256-cell shared buffer, and 54 output queues achieving submicrosecond cut-through latency; furthermore, it supports rate-based flow control, link bundling, multicasting, and load monitoring. ATLAS I is targeted at use in interconnections ranging from wide area (WAN) to LAN and desktop (DAN) networking, and supports a mixture of services from real-time, guaranteed quality-of-service to best-effort, bursty amd flooding traffic. Target applications range from telecom to multimedia and multiprocessor NOWs. ATLAS I implements a multi-lane back-pressure (credit) flow control scheme, which in conjunction with shared buffering provides high performance and robust operation, since it eliminates the head-of-line blocking problems of input queuing and single-lane back-pressure. We present the queue model of the switch, we describe how multi-lane back-pressure is added on top of single-lane 1355 standard links, as an optional extension, and we show how the link interfaces are implemented and how their parameters are evaluated.",
keywords = "ATM, Credit-based flow control, High-speed switching, IEEE 1355, Multi-lane back-pressure",
author = "M. Katevenis and Serpanos, {D. N.} and G. Dimitriadis",
year = "1998",
month = "3",
day = "30",
language = "English",
volume = "21",
pages = "481--490",
journal = "Microprocessors and Microsystems",
issn = "0141-9331",
publisher = "Elsevier",
number = "7-8",

}

TY - JOUR

T1 - ATLAS I

T2 - A single-chip, gigabit ATM switch with HIC/HS links and multi-lane back-pressure

AU - Katevenis, M.

AU - Serpanos, D. N.

AU - Dimitriadis, G.

PY - 1998/3/30

Y1 - 1998/3/30

N2 - ATLAS I is a single-chip ATM switch that uses IEEE Std. 1355 'HIC' gigabit links and implements optional credit-based flow control. It is a 16 × 16 switch with 20 Gb s-1 aggregate I/O throughput, three priority levels, 256-cell shared buffer, and 54 output queues achieving submicrosecond cut-through latency; furthermore, it supports rate-based flow control, link bundling, multicasting, and load monitoring. ATLAS I is targeted at use in interconnections ranging from wide area (WAN) to LAN and desktop (DAN) networking, and supports a mixture of services from real-time, guaranteed quality-of-service to best-effort, bursty amd flooding traffic. Target applications range from telecom to multimedia and multiprocessor NOWs. ATLAS I implements a multi-lane back-pressure (credit) flow control scheme, which in conjunction with shared buffering provides high performance and robust operation, since it eliminates the head-of-line blocking problems of input queuing and single-lane back-pressure. We present the queue model of the switch, we describe how multi-lane back-pressure is added on top of single-lane 1355 standard links, as an optional extension, and we show how the link interfaces are implemented and how their parameters are evaluated.

AB - ATLAS I is a single-chip ATM switch that uses IEEE Std. 1355 'HIC' gigabit links and implements optional credit-based flow control. It is a 16 × 16 switch with 20 Gb s-1 aggregate I/O throughput, three priority levels, 256-cell shared buffer, and 54 output queues achieving submicrosecond cut-through latency; furthermore, it supports rate-based flow control, link bundling, multicasting, and load monitoring. ATLAS I is targeted at use in interconnections ranging from wide area (WAN) to LAN and desktop (DAN) networking, and supports a mixture of services from real-time, guaranteed quality-of-service to best-effort, bursty amd flooding traffic. Target applications range from telecom to multimedia and multiprocessor NOWs. ATLAS I implements a multi-lane back-pressure (credit) flow control scheme, which in conjunction with shared buffering provides high performance and robust operation, since it eliminates the head-of-line blocking problems of input queuing and single-lane back-pressure. We present the queue model of the switch, we describe how multi-lane back-pressure is added on top of single-lane 1355 standard links, as an optional extension, and we show how the link interfaces are implemented and how their parameters are evaluated.

KW - ATM

KW - Credit-based flow control

KW - High-speed switching

KW - IEEE 1355

KW - Multi-lane back-pressure

UR - http://www.scopus.com/inward/record.url?scp=0041352513&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0041352513&partnerID=8YFLogxK

M3 - Article

AN - SCOPUS:0041352513

VL - 21

SP - 481

EP - 490

JO - Microprocessors and Microsystems

JF - Microprocessors and Microsystems

SN - 0141-9331

IS - 7-8

ER -