ASIP-controlled inverse integer transform for H.264/AVC compression

N. T. Ngo, T. T T Do, T. M. Le, Y. S. Kadam, Amine Bermak

Research output: Chapter in Book/Report/Conference proceedingConference contribution

7 Citations (Scopus)

Abstract

In this paper, an Application-Specific Instruction Set Processor (ASIP) -controlled inverse integer transform IP block on a System-on-Chip (SoC) platform is proposed. The proposed design is implemented as an independently operated IP block connected to the ASIP via the Wishbone SoC bus. It features both 4×4 and 8×8 inverse integer transform with additional support for 2×2 and 4×4 Hadamard transforms of DC coefficients. Design portability can be achieved by using the open Wishbone standard for the system bus with a moderate increase in system area. The IP block is controlled by an ASIP which allows functional testability and design flexibility. Compared with existing designs in its class, the circuit area of this design is considerably minimal due to the embodiment of 4×4 circuit in the 8×8 circuit, while achieving a speed of 176MHz.

Original languageEnglish
Title of host publicationProceedings The 19th IEEE/IFIP International Symposium on Rapid System Prototyping - Shortening the Path from Specification to Prototype, RSP 2008
Pages158-164
Number of pages7
DOIs
Publication statusPublished - 2008
Externally publishedYes
Event19th IEEE/IFIP International Symposium on Rapid System Prototyping, RSP 2008 - Monterey, CA, United States
Duration: 2 Jun 20085 Jun 2008

Other

Other19th IEEE/IFIP International Symposium on Rapid System Prototyping, RSP 2008
CountryUnited States
CityMonterey, CA
Period2/6/085/6/08

Fingerprint

Networks (circuits)
System buses
Hadamard transforms
Intellectual property core
System-on-chip

ASJC Scopus subject areas

  • Software
  • Control and Systems Engineering

Cite this

Ngo, N. T., Do, T. T. T., Le, T. M., Kadam, Y. S., & Bermak, A. (2008). ASIP-controlled inverse integer transform for H.264/AVC compression. In Proceedings The 19th IEEE/IFIP International Symposium on Rapid System Prototyping - Shortening the Path from Specification to Prototype, RSP 2008 (pp. 158-164). [4550902] https://doi.org/10.1109/RSP.2008.34

ASIP-controlled inverse integer transform for H.264/AVC compression. / Ngo, N. T.; Do, T. T T; Le, T. M.; Kadam, Y. S.; Bermak, Amine.

Proceedings The 19th IEEE/IFIP International Symposium on Rapid System Prototyping - Shortening the Path from Specification to Prototype, RSP 2008. 2008. p. 158-164 4550902.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Ngo, NT, Do, TTT, Le, TM, Kadam, YS & Bermak, A 2008, ASIP-controlled inverse integer transform for H.264/AVC compression. in Proceedings The 19th IEEE/IFIP International Symposium on Rapid System Prototyping - Shortening the Path from Specification to Prototype, RSP 2008., 4550902, pp. 158-164, 19th IEEE/IFIP International Symposium on Rapid System Prototyping, RSP 2008, Monterey, CA, United States, 2/6/08. https://doi.org/10.1109/RSP.2008.34
Ngo NT, Do TTT, Le TM, Kadam YS, Bermak A. ASIP-controlled inverse integer transform for H.264/AVC compression. In Proceedings The 19th IEEE/IFIP International Symposium on Rapid System Prototyping - Shortening the Path from Specification to Prototype, RSP 2008. 2008. p. 158-164. 4550902 https://doi.org/10.1109/RSP.2008.34
Ngo, N. T. ; Do, T. T T ; Le, T. M. ; Kadam, Y. S. ; Bermak, Amine. / ASIP-controlled inverse integer transform for H.264/AVC compression. Proceedings The 19th IEEE/IFIP International Symposium on Rapid System Prototyping - Shortening the Path from Specification to Prototype, RSP 2008. 2008. pp. 158-164
@inproceedings{52d878f0b85d44e5b865ed19e85034e0,
title = "ASIP-controlled inverse integer transform for H.264/AVC compression",
abstract = "In this paper, an Application-Specific Instruction Set Processor (ASIP) -controlled inverse integer transform IP block on a System-on-Chip (SoC) platform is proposed. The proposed design is implemented as an independently operated IP block connected to the ASIP via the Wishbone SoC bus. It features both 4×4 and 8×8 inverse integer transform with additional support for 2×2 and 4×4 Hadamard transforms of DC coefficients. Design portability can be achieved by using the open Wishbone standard for the system bus with a moderate increase in system area. The IP block is controlled by an ASIP which allows functional testability and design flexibility. Compared with existing designs in its class, the circuit area of this design is considerably minimal due to the embodiment of 4×4 circuit in the 8×8 circuit, while achieving a speed of 176MHz.",
author = "Ngo, {N. T.} and Do, {T. T T} and Le, {T. M.} and Kadam, {Y. S.} and Amine Bermak",
year = "2008",
doi = "10.1109/RSP.2008.34",
language = "English",
isbn = "9780769531809",
pages = "158--164",
booktitle = "Proceedings The 19th IEEE/IFIP International Symposium on Rapid System Prototyping - Shortening the Path from Specification to Prototype, RSP 2008",

}

TY - GEN

T1 - ASIP-controlled inverse integer transform for H.264/AVC compression

AU - Ngo, N. T.

AU - Do, T. T T

AU - Le, T. M.

AU - Kadam, Y. S.

AU - Bermak, Amine

PY - 2008

Y1 - 2008

N2 - In this paper, an Application-Specific Instruction Set Processor (ASIP) -controlled inverse integer transform IP block on a System-on-Chip (SoC) platform is proposed. The proposed design is implemented as an independently operated IP block connected to the ASIP via the Wishbone SoC bus. It features both 4×4 and 8×8 inverse integer transform with additional support for 2×2 and 4×4 Hadamard transforms of DC coefficients. Design portability can be achieved by using the open Wishbone standard for the system bus with a moderate increase in system area. The IP block is controlled by an ASIP which allows functional testability and design flexibility. Compared with existing designs in its class, the circuit area of this design is considerably minimal due to the embodiment of 4×4 circuit in the 8×8 circuit, while achieving a speed of 176MHz.

AB - In this paper, an Application-Specific Instruction Set Processor (ASIP) -controlled inverse integer transform IP block on a System-on-Chip (SoC) platform is proposed. The proposed design is implemented as an independently operated IP block connected to the ASIP via the Wishbone SoC bus. It features both 4×4 and 8×8 inverse integer transform with additional support for 2×2 and 4×4 Hadamard transforms of DC coefficients. Design portability can be achieved by using the open Wishbone standard for the system bus with a moderate increase in system area. The IP block is controlled by an ASIP which allows functional testability and design flexibility. Compared with existing designs in its class, the circuit area of this design is considerably minimal due to the embodiment of 4×4 circuit in the 8×8 circuit, while achieving a speed of 176MHz.

UR - http://www.scopus.com/inward/record.url?scp=51549119132&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=51549119132&partnerID=8YFLogxK

U2 - 10.1109/RSP.2008.34

DO - 10.1109/RSP.2008.34

M3 - Conference contribution

SN - 9780769531809

SP - 158

EP - 164

BT - Proceedings The 19th IEEE/IFIP International Symposium on Rapid System Prototyping - Shortening the Path from Specification to Prototype, RSP 2008

ER -