An ultra-low power operating technique for mega-pixels current-mediated CMOS imagers

Farid Boussaid, Amine Bermak, Abdesselam Bouzerdoum

Research output: Contribution to journalArticle

13 Citations (Scopus)

Abstract

A novel ultra-low power operating technique is presented for Mega-pixels current-mediated CMOS imagers. In the proposed technique, the reset and read-out phases occur simultaneously: as a single pixel is being read-out another pixel is being reset. Such a strategy reduces power consumption by more than 2 orders of magnitude for current-mediated Mega-pixels CMOS imagers, while still allowing for on-read-out fixed pattern noise correction. Power consumption becomes independent of both read-out speed and imager array size. Additionally, the proposed operating technique leads to improved linearity for the pixel response, increased dynamic range as well as on-chip digital shutter functionality. A single additional address decoder is required to generate the reset signals, resulting in a marginal increase in silicon area. The wiring overhead is kept to a minimum with only a single control signal required to operate the current-mediated CMOS imager.

Original languageEnglish
Pages (from-to)46-53
Number of pages8
JournalIEEE Transactions on Consumer Electronics
Volume50
Issue number1
DOIs
Publication statusPublished - Feb 2004
Externally publishedYes

Fingerprint

Image sensors
Pixels
Electric power utilization
Electric wiring
Dynamic response
Silicon

Keywords

  • CMOS imagers
  • Current-mediated pixel
  • Electronic shutter
  • Ultra-low power

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Computer Networks and Communications

Cite this

An ultra-low power operating technique for mega-pixels current-mediated CMOS imagers. / Boussaid, Farid; Bermak, Amine; Bouzerdoum, Abdesselam.

In: IEEE Transactions on Consumer Electronics, Vol. 50, No. 1, 02.2004, p. 46-53.

Research output: Contribution to journalArticle

@article{b08ca9e7c85d49d48d7b0c336bc5a7cb,
title = "An ultra-low power operating technique for mega-pixels current-mediated CMOS imagers",
abstract = "A novel ultra-low power operating technique is presented for Mega-pixels current-mediated CMOS imagers. In the proposed technique, the reset and read-out phases occur simultaneously: as a single pixel is being read-out another pixel is being reset. Such a strategy reduces power consumption by more than 2 orders of magnitude for current-mediated Mega-pixels CMOS imagers, while still allowing for on-read-out fixed pattern noise correction. Power consumption becomes independent of both read-out speed and imager array size. Additionally, the proposed operating technique leads to improved linearity for the pixel response, increased dynamic range as well as on-chip digital shutter functionality. A single additional address decoder is required to generate the reset signals, resulting in a marginal increase in silicon area. The wiring overhead is kept to a minimum with only a single control signal required to operate the current-mediated CMOS imager.",
keywords = "CMOS imagers, Current-mediated pixel, Electronic shutter, Ultra-low power",
author = "Farid Boussaid and Amine Bermak and Abdesselam Bouzerdoum",
year = "2004",
month = "2",
doi = "10.1109/TCE.2004.1277840",
language = "English",
volume = "50",
pages = "46--53",
journal = "IEEE Transactions on Consumer Electronics",
issn = "0098-3063",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "1",

}

TY - JOUR

T1 - An ultra-low power operating technique for mega-pixels current-mediated CMOS imagers

AU - Boussaid, Farid

AU - Bermak, Amine

AU - Bouzerdoum, Abdesselam

PY - 2004/2

Y1 - 2004/2

N2 - A novel ultra-low power operating technique is presented for Mega-pixels current-mediated CMOS imagers. In the proposed technique, the reset and read-out phases occur simultaneously: as a single pixel is being read-out another pixel is being reset. Such a strategy reduces power consumption by more than 2 orders of magnitude for current-mediated Mega-pixels CMOS imagers, while still allowing for on-read-out fixed pattern noise correction. Power consumption becomes independent of both read-out speed and imager array size. Additionally, the proposed operating technique leads to improved linearity for the pixel response, increased dynamic range as well as on-chip digital shutter functionality. A single additional address decoder is required to generate the reset signals, resulting in a marginal increase in silicon area. The wiring overhead is kept to a minimum with only a single control signal required to operate the current-mediated CMOS imager.

AB - A novel ultra-low power operating technique is presented for Mega-pixels current-mediated CMOS imagers. In the proposed technique, the reset and read-out phases occur simultaneously: as a single pixel is being read-out another pixel is being reset. Such a strategy reduces power consumption by more than 2 orders of magnitude for current-mediated Mega-pixels CMOS imagers, while still allowing for on-read-out fixed pattern noise correction. Power consumption becomes independent of both read-out speed and imager array size. Additionally, the proposed operating technique leads to improved linearity for the pixel response, increased dynamic range as well as on-chip digital shutter functionality. A single additional address decoder is required to generate the reset signals, resulting in a marginal increase in silicon area. The wiring overhead is kept to a minimum with only a single control signal required to operate the current-mediated CMOS imager.

KW - CMOS imagers

KW - Current-mediated pixel

KW - Electronic shutter

KW - Ultra-low power

UR - http://www.scopus.com/inward/record.url?scp=1942455418&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=1942455418&partnerID=8YFLogxK

U2 - 10.1109/TCE.2004.1277840

DO - 10.1109/TCE.2004.1277840

M3 - Article

VL - 50

SP - 46

EP - 53

JO - IEEE Transactions on Consumer Electronics

JF - IEEE Transactions on Consumer Electronics

SN - 0098-3063

IS - 1

ER -