An extensible memory simulation framework for chip multi-processors

Mingliang Liu, Lin Qiao, Yu Chen, Fucen Zeng, Chao Zhang

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

As the Chip Multi-processors (CMPs) becoming more attractive for high performance computing, key design decisions especially concerning memory hierarchy should be made more carefully. However, the existing micro-architecture simulators and software tools merely meet the needs of on-chip memory performance modeling. This paper presents a new pin-tool-based memory simulation framework for CMP, called gsim, which is intrinsically extensible with perfect support for widely used x86 ISA. The gsim is time-efficient with ignorable accuracy loss and can be easily extended for memory behavior evaluation and onchip design space exploration.

Original languageEnglish
Title of host publicationProceedings - 2009 International Conference on Computational Intelligence and Software Engineering, CiSE 2009
DOIs
Publication statusPublished - 1 Dec 2009
Event2009 International Conference on Computational Intelligence and Software Engineering, CiSE 2009 - Wuhan
Duration: 11 Dec 200913 Dec 2009

Other

Other2009 International Conference on Computational Intelligence and Software Engineering, CiSE 2009
CityWuhan
Period11/12/0913/12/09

Fingerprint

Data storage equipment
Simulators

Keywords

  • Architecture simulator
  • Cache memory
  • Chip multiprocessors
  • Software modeling

ASJC Scopus subject areas

  • Artificial Intelligence
  • Computational Theory and Mathematics
  • Software

Cite this

Liu, M., Qiao, L., Chen, Y., Zeng, F., & Zhang, C. (2009). An extensible memory simulation framework for chip multi-processors. In Proceedings - 2009 International Conference on Computational Intelligence and Software Engineering, CiSE 2009 [5363443] https://doi.org/10.1109/CISE.2009.5363443

An extensible memory simulation framework for chip multi-processors. / Liu, Mingliang; Qiao, Lin; Chen, Yu; Zeng, Fucen; Zhang, Chao.

Proceedings - 2009 International Conference on Computational Intelligence and Software Engineering, CiSE 2009. 2009. 5363443.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Liu, M, Qiao, L, Chen, Y, Zeng, F & Zhang, C 2009, An extensible memory simulation framework for chip multi-processors. in Proceedings - 2009 International Conference on Computational Intelligence and Software Engineering, CiSE 2009., 5363443, 2009 International Conference on Computational Intelligence and Software Engineering, CiSE 2009, Wuhan, 11/12/09. https://doi.org/10.1109/CISE.2009.5363443
Liu M, Qiao L, Chen Y, Zeng F, Zhang C. An extensible memory simulation framework for chip multi-processors. In Proceedings - 2009 International Conference on Computational Intelligence and Software Engineering, CiSE 2009. 2009. 5363443 https://doi.org/10.1109/CISE.2009.5363443
Liu, Mingliang ; Qiao, Lin ; Chen, Yu ; Zeng, Fucen ; Zhang, Chao. / An extensible memory simulation framework for chip multi-processors. Proceedings - 2009 International Conference on Computational Intelligence and Software Engineering, CiSE 2009. 2009.
@inproceedings{0b7fe672d4b747de827325852392ca4d,
title = "An extensible memory simulation framework for chip multi-processors",
abstract = "As the Chip Multi-processors (CMPs) becoming more attractive for high performance computing, key design decisions especially concerning memory hierarchy should be made more carefully. However, the existing micro-architecture simulators and software tools merely meet the needs of on-chip memory performance modeling. This paper presents a new pin-tool-based memory simulation framework for CMP, called gsim, which is intrinsically extensible with perfect support for widely used x86 ISA. The gsim is time-efficient with ignorable accuracy loss and can be easily extended for memory behavior evaluation and onchip design space exploration.",
keywords = "Architecture simulator, Cache memory, Chip multiprocessors, Software modeling",
author = "Mingliang Liu and Lin Qiao and Yu Chen and Fucen Zeng and Chao Zhang",
year = "2009",
month = "12",
day = "1",
doi = "10.1109/CISE.2009.5363443",
language = "English",
isbn = "9781424445073",
booktitle = "Proceedings - 2009 International Conference on Computational Intelligence and Software Engineering, CiSE 2009",

}

TY - GEN

T1 - An extensible memory simulation framework for chip multi-processors

AU - Liu, Mingliang

AU - Qiao, Lin

AU - Chen, Yu

AU - Zeng, Fucen

AU - Zhang, Chao

PY - 2009/12/1

Y1 - 2009/12/1

N2 - As the Chip Multi-processors (CMPs) becoming more attractive for high performance computing, key design decisions especially concerning memory hierarchy should be made more carefully. However, the existing micro-architecture simulators and software tools merely meet the needs of on-chip memory performance modeling. This paper presents a new pin-tool-based memory simulation framework for CMP, called gsim, which is intrinsically extensible with perfect support for widely used x86 ISA. The gsim is time-efficient with ignorable accuracy loss and can be easily extended for memory behavior evaluation and onchip design space exploration.

AB - As the Chip Multi-processors (CMPs) becoming more attractive for high performance computing, key design decisions especially concerning memory hierarchy should be made more carefully. However, the existing micro-architecture simulators and software tools merely meet the needs of on-chip memory performance modeling. This paper presents a new pin-tool-based memory simulation framework for CMP, called gsim, which is intrinsically extensible with perfect support for widely used x86 ISA. The gsim is time-efficient with ignorable accuracy loss and can be easily extended for memory behavior evaluation and onchip design space exploration.

KW - Architecture simulator

KW - Cache memory

KW - Chip multiprocessors

KW - Software modeling

UR - http://www.scopus.com/inward/record.url?scp=77949707759&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77949707759&partnerID=8YFLogxK

U2 - 10.1109/CISE.2009.5363443

DO - 10.1109/CISE.2009.5363443

M3 - Conference contribution

AN - SCOPUS:77949707759

SN - 9781424445073

BT - Proceedings - 2009 International Conference on Computational Intelligence and Software Engineering, CiSE 2009

ER -