An efficient digital VLSI implementation of Gaussian mixture models-based classifier

Minghua Shi, Amine Bermak

Research output: Contribution to journalArticle

29 Citations (Scopus)

Abstract

Gaussian mixture models (GMM)-based classifiers have shown increased attention in many pattern recognition applications. Improved performances have been demonstrated in many applications, but using such classifiers can require large storage and complex processing units due to exponential calculations and a large number of coefficients involved. This poses a serious problem for portable real-time pattern recognition applications. In this paper, first the performance of GMM and its hardware complexity are analyzed and compared with a number of benchmark algorithms. Next, an efficient digital hardware implementation is proposed. A number of design strategies are proposed in order to achieve the best possible tradeoffs between circuit complexity and real-time processing. First, a serial-parallel vector-matrix multiplier combined with an efficient pipelining technique is used. A novel exponential calculation circuit based on a linear piecewise approximation is proposed to reduce hardware complexity. The precision requirement of the GMM parameters in our classifier are also studied for various classification problems. The proposed hardware implementation features programmability and flexibility offering the possibility to use the proposed architecture for different applications with different topologies and precision requirements. To validate the proposed approach, a prototype was implemented in 0.25-μm CMOS technology and its operation was successfully tested for gas identification application.

Original languageEnglish
Article number1715329
Pages (from-to)962-974
Number of pages13
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume14
Issue number9
DOIs
Publication statusPublished - Sep 2006
Externally publishedYes

Fingerprint

Classifiers
Hardware
Pattern recognition
Networks (circuits)
Processing
Topology
Gases

Keywords

  • Digital VLSI architecture
  • GMM
  • Pattern recognition
  • Reconfigurable architecture

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Hardware and Architecture

Cite this

An efficient digital VLSI implementation of Gaussian mixture models-based classifier. / Shi, Minghua; Bermak, Amine.

In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 14, No. 9, 1715329, 09.2006, p. 962-974.

Research output: Contribution to journalArticle

@article{bb3b5001b2f741c0bc121a7810364ad5,
title = "An efficient digital VLSI implementation of Gaussian mixture models-based classifier",
abstract = "Gaussian mixture models (GMM)-based classifiers have shown increased attention in many pattern recognition applications. Improved performances have been demonstrated in many applications, but using such classifiers can require large storage and complex processing units due to exponential calculations and a large number of coefficients involved. This poses a serious problem for portable real-time pattern recognition applications. In this paper, first the performance of GMM and its hardware complexity are analyzed and compared with a number of benchmark algorithms. Next, an efficient digital hardware implementation is proposed. A number of design strategies are proposed in order to achieve the best possible tradeoffs between circuit complexity and real-time processing. First, a serial-parallel vector-matrix multiplier combined with an efficient pipelining technique is used. A novel exponential calculation circuit based on a linear piecewise approximation is proposed to reduce hardware complexity. The precision requirement of the GMM parameters in our classifier are also studied for various classification problems. The proposed hardware implementation features programmability and flexibility offering the possibility to use the proposed architecture for different applications with different topologies and precision requirements. To validate the proposed approach, a prototype was implemented in 0.25-μm CMOS technology and its operation was successfully tested for gas identification application.",
keywords = "Digital VLSI architecture, GMM, Pattern recognition, Reconfigurable architecture",
author = "Minghua Shi and Amine Bermak",
year = "2006",
month = "9",
doi = "10.1109/TVLSI.2006.884048",
language = "English",
volume = "14",
pages = "962--974",
journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
issn = "1063-8210",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "9",

}

TY - JOUR

T1 - An efficient digital VLSI implementation of Gaussian mixture models-based classifier

AU - Shi, Minghua

AU - Bermak, Amine

PY - 2006/9

Y1 - 2006/9

N2 - Gaussian mixture models (GMM)-based classifiers have shown increased attention in many pattern recognition applications. Improved performances have been demonstrated in many applications, but using such classifiers can require large storage and complex processing units due to exponential calculations and a large number of coefficients involved. This poses a serious problem for portable real-time pattern recognition applications. In this paper, first the performance of GMM and its hardware complexity are analyzed and compared with a number of benchmark algorithms. Next, an efficient digital hardware implementation is proposed. A number of design strategies are proposed in order to achieve the best possible tradeoffs between circuit complexity and real-time processing. First, a serial-parallel vector-matrix multiplier combined with an efficient pipelining technique is used. A novel exponential calculation circuit based on a linear piecewise approximation is proposed to reduce hardware complexity. The precision requirement of the GMM parameters in our classifier are also studied for various classification problems. The proposed hardware implementation features programmability and flexibility offering the possibility to use the proposed architecture for different applications with different topologies and precision requirements. To validate the proposed approach, a prototype was implemented in 0.25-μm CMOS technology and its operation was successfully tested for gas identification application.

AB - Gaussian mixture models (GMM)-based classifiers have shown increased attention in many pattern recognition applications. Improved performances have been demonstrated in many applications, but using such classifiers can require large storage and complex processing units due to exponential calculations and a large number of coefficients involved. This poses a serious problem for portable real-time pattern recognition applications. In this paper, first the performance of GMM and its hardware complexity are analyzed and compared with a number of benchmark algorithms. Next, an efficient digital hardware implementation is proposed. A number of design strategies are proposed in order to achieve the best possible tradeoffs between circuit complexity and real-time processing. First, a serial-parallel vector-matrix multiplier combined with an efficient pipelining technique is used. A novel exponential calculation circuit based on a linear piecewise approximation is proposed to reduce hardware complexity. The precision requirement of the GMM parameters in our classifier are also studied for various classification problems. The proposed hardware implementation features programmability and flexibility offering the possibility to use the proposed architecture for different applications with different topologies and precision requirements. To validate the proposed approach, a prototype was implemented in 0.25-μm CMOS technology and its operation was successfully tested for gas identification application.

KW - Digital VLSI architecture

KW - GMM

KW - Pattern recognition

KW - Reconfigurable architecture

UR - http://www.scopus.com/inward/record.url?scp=33750592339&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=33750592339&partnerID=8YFLogxK

U2 - 10.1109/TVLSI.2006.884048

DO - 10.1109/TVLSI.2006.884048

M3 - Article

AN - SCOPUS:33750592339

VL - 14

SP - 962

EP - 974

JO - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

JF - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

SN - 1063-8210

IS - 9

M1 - 1715329

ER -