An Area-Efficient Column-Parallel Digital Decimation Filter With Pre-BWI Topology for CMOS Image Sensor

Fang Tang, Zhongjie Wang, Yingjun Xia, Fan Liu, Xichuan Zhou, Shengdong Hu, Zhi Lin, Amine Bermak

Research output: Contribution to journalArticle

Abstract

This paper presents an area-efficient design of a column-parallel second-order digital decimation filter for a ΣΔ analog-to-digital converter-based CMOS image sensor. By using the proposed pre-bitwise-inversion topology having the same mathematical function, the chip area could be curtailed, where the bit-wise-inversion block, required by the correlated-double-sampling, is moved to the front of the adder. Following such a technique as this, more than six inverters and multiplexers can be reduced. This paper also proposes an adder scheme with only 118 transistors to implement the 13-bit dynamic range integrator. Moreover, the number of MSB cells inside the ripple counter is optimized to balance leakage current and active power consumption. Compared with the prior art, the proposed decimation filter core (without registers) can achieve a reduction of about 24% in transistor count. The proposed design is implemented with a 130-nm standard CMOS process. The total chip area of the digital decimation filter is only 4.5x 145 μm² per column, which is less than half area compared against the prior art. According to the post-layout simulation, the maximum operating frequency is 124 MHz, and the total power consumption, including the filter core and 13-bit registers, is less than 6.35 μW under a typical 50-MHz clock frequency.

Original languageEnglish
JournalIEEE Transactions on Circuits and Systems I: Regular Papers
DOIs
Publication statusAccepted/In press - 6 Mar 2018

Fingerprint

Digital filters
Image sensors
Adders
Topology
Transistors
Electric power utilization
Digital to analog conversion
Leakage currents
Clocks
Sampling

Keywords

  • ΣΔ ADC
  • Adders
  • area-efficient.
  • Clocks
  • CMOS image sensor
  • CMOS image sensors
  • column-parallel circuit
  • digital decimation filter
  • Dynamic range
  • logic sharing
  • Modulation
  • Topology
  • Transistors

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

An Area-Efficient Column-Parallel Digital Decimation Filter With Pre-BWI Topology for CMOS Image Sensor. / Tang, Fang; Wang, Zhongjie; Xia, Yingjun; Liu, Fan; Zhou, Xichuan; Hu, Shengdong; Lin, Zhi; Bermak, Amine.

In: IEEE Transactions on Circuits and Systems I: Regular Papers, 06.03.2018.

Research output: Contribution to journalArticle

@article{2b00648792074bc7a8e62e8df83a0e87,
title = "An Area-Efficient Column-Parallel Digital Decimation Filter With Pre-BWI Topology for CMOS Image Sensor",
abstract = "This paper presents an area-efficient design of a column-parallel second-order digital decimation filter for a ΣΔ analog-to-digital converter-based CMOS image sensor. By using the proposed pre-bitwise-inversion topology having the same mathematical function, the chip area could be curtailed, where the bit-wise-inversion block, required by the correlated-double-sampling, is moved to the front of the adder. Following such a technique as this, more than six inverters and multiplexers can be reduced. This paper also proposes an adder scheme with only 118 transistors to implement the 13-bit dynamic range integrator. Moreover, the number of MSB cells inside the ripple counter is optimized to balance leakage current and active power consumption. Compared with the prior art, the proposed decimation filter core (without registers) can achieve a reduction of about 24{\%} in transistor count. The proposed design is implemented with a 130-nm standard CMOS process. The total chip area of the digital decimation filter is only 4.5x 145 μm² per column, which is less than half area compared against the prior art. According to the post-layout simulation, the maximum operating frequency is 124 MHz, and the total power consumption, including the filter core and 13-bit registers, is less than 6.35 μW under a typical 50-MHz clock frequency.",
keywords = "ΣΔ ADC, Adders, area-efficient., Clocks, CMOS image sensor, CMOS image sensors, column-parallel circuit, digital decimation filter, Dynamic range, logic sharing, Modulation, Topology, Transistors",
author = "Fang Tang and Zhongjie Wang and Yingjun Xia and Fan Liu and Xichuan Zhou and Shengdong Hu and Zhi Lin and Amine Bermak",
year = "2018",
month = "3",
day = "6",
doi = "10.1109/TCSI.2018.2795086",
language = "English",
journal = "IEEE Transactions on Circuits and Systems II: Express Briefs",
issn = "1549-8328",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - JOUR

T1 - An Area-Efficient Column-Parallel Digital Decimation Filter With Pre-BWI Topology for CMOS Image Sensor

AU - Tang, Fang

AU - Wang, Zhongjie

AU - Xia, Yingjun

AU - Liu, Fan

AU - Zhou, Xichuan

AU - Hu, Shengdong

AU - Lin, Zhi

AU - Bermak, Amine

PY - 2018/3/6

Y1 - 2018/3/6

N2 - This paper presents an area-efficient design of a column-parallel second-order digital decimation filter for a ΣΔ analog-to-digital converter-based CMOS image sensor. By using the proposed pre-bitwise-inversion topology having the same mathematical function, the chip area could be curtailed, where the bit-wise-inversion block, required by the correlated-double-sampling, is moved to the front of the adder. Following such a technique as this, more than six inverters and multiplexers can be reduced. This paper also proposes an adder scheme with only 118 transistors to implement the 13-bit dynamic range integrator. Moreover, the number of MSB cells inside the ripple counter is optimized to balance leakage current and active power consumption. Compared with the prior art, the proposed decimation filter core (without registers) can achieve a reduction of about 24% in transistor count. The proposed design is implemented with a 130-nm standard CMOS process. The total chip area of the digital decimation filter is only 4.5x 145 μm² per column, which is less than half area compared against the prior art. According to the post-layout simulation, the maximum operating frequency is 124 MHz, and the total power consumption, including the filter core and 13-bit registers, is less than 6.35 μW under a typical 50-MHz clock frequency.

AB - This paper presents an area-efficient design of a column-parallel second-order digital decimation filter for a ΣΔ analog-to-digital converter-based CMOS image sensor. By using the proposed pre-bitwise-inversion topology having the same mathematical function, the chip area could be curtailed, where the bit-wise-inversion block, required by the correlated-double-sampling, is moved to the front of the adder. Following such a technique as this, more than six inverters and multiplexers can be reduced. This paper also proposes an adder scheme with only 118 transistors to implement the 13-bit dynamic range integrator. Moreover, the number of MSB cells inside the ripple counter is optimized to balance leakage current and active power consumption. Compared with the prior art, the proposed decimation filter core (without registers) can achieve a reduction of about 24% in transistor count. The proposed design is implemented with a 130-nm standard CMOS process. The total chip area of the digital decimation filter is only 4.5x 145 μm² per column, which is less than half area compared against the prior art. According to the post-layout simulation, the maximum operating frequency is 124 MHz, and the total power consumption, including the filter core and 13-bit registers, is less than 6.35 μW under a typical 50-MHz clock frequency.

KW - ΣΔ ADC

KW - Adders

KW - area-efficient.

KW - Clocks

KW - CMOS image sensor

KW - CMOS image sensors

KW - column-parallel circuit

KW - digital decimation filter

KW - Dynamic range

KW - logic sharing

KW - Modulation

KW - Topology

KW - Transistors

UR - http://www.scopus.com/inward/record.url?scp=85043359256&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85043359256&partnerID=8YFLogxK

U2 - 10.1109/TCSI.2018.2795086

DO - 10.1109/TCSI.2018.2795086

M3 - Article

AN - SCOPUS:85043359256

JO - IEEE Transactions on Circuits and Systems II: Express Briefs

JF - IEEE Transactions on Circuits and Systems II: Express Briefs

SN - 1549-8328

ER -