A second generation time-to-first-spike pixel with asynchronous self power-off

Shoushun Chen, Amine Bermak

Research output: Chapter in Book/Report/Conference proceedingConference contribution

5 Citations (Scopus)

Abstract

In this paper we propose a second generation timeto-first-spike (TFS) pixel based on an asynchronous self power-off architecture. In this architecture time-to-first spike is used to encode the photocurrent information. Once the first spike is received and read-out using an address event representation (AER), the pixel is forced into standby mode by cutting off the power supply of itself. Simulation results shows that significant reduction in leakage power is achieved which is a major concern when implementing high resolution image sensor in deep-submicron technology. Based on this proposed architecture a prototype was designed in UMC 0.18 μm technology. Each pixel include a photodiode, an event generator and hand-shaking communication protocol using 15 transistors. Each pixel occupies an area of 8.3 × 8.3μm2 with a fill factor of 15%. In addition, the new generation TFS sensor features reduced depth of the arbitration tree using high-radix AER building block resulting in reduced overall delay.

Original languageEnglish
Title of host publicationISCAS 2006: 2006 IEEE International Symposium on Circuits and Systems, Proceedings
Pages2289-2292
Number of pages4
Publication statusPublished - 2006
Externally publishedYes
EventISCAS 2006: 2006 IEEE International Symposium on Circuits and Systems - Kos, Greece
Duration: 21 May 200624 May 2006

Other

OtherISCAS 2006: 2006 IEEE International Symposium on Circuits and Systems
CountryGreece
CityKos
Period21/5/0624/5/06

Fingerprint

Pixels
Photodiodes
Photocurrents
Image sensors
Transistors
Network protocols
Sensors

Keywords

  • Address event representation
  • CMOS image sensor
  • Low leakage pixel
  • Time-to-first-spike pixel

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Cite this

Chen, S., & Bermak, A. (2006). A second generation time-to-first-spike pixel with asynchronous self power-off. In ISCAS 2006: 2006 IEEE International Symposium on Circuits and Systems, Proceedings (pp. 2289-2292). [1693078]

A second generation time-to-first-spike pixel with asynchronous self power-off. / Chen, Shoushun; Bermak, Amine.

ISCAS 2006: 2006 IEEE International Symposium on Circuits and Systems, Proceedings. 2006. p. 2289-2292 1693078.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Chen, S & Bermak, A 2006, A second generation time-to-first-spike pixel with asynchronous self power-off. in ISCAS 2006: 2006 IEEE International Symposium on Circuits and Systems, Proceedings., 1693078, pp. 2289-2292, ISCAS 2006: 2006 IEEE International Symposium on Circuits and Systems, Kos, Greece, 21/5/06.
Chen S, Bermak A. A second generation time-to-first-spike pixel with asynchronous self power-off. In ISCAS 2006: 2006 IEEE International Symposium on Circuits and Systems, Proceedings. 2006. p. 2289-2292. 1693078
Chen, Shoushun ; Bermak, Amine. / A second generation time-to-first-spike pixel with asynchronous self power-off. ISCAS 2006: 2006 IEEE International Symposium on Circuits and Systems, Proceedings. 2006. pp. 2289-2292
@inproceedings{cd40a898c4634d2fb8020ef1f6998eff,
title = "A second generation time-to-first-spike pixel with asynchronous self power-off",
abstract = "In this paper we propose a second generation timeto-first-spike (TFS) pixel based on an asynchronous self power-off architecture. In this architecture time-to-first spike is used to encode the photocurrent information. Once the first spike is received and read-out using an address event representation (AER), the pixel is forced into standby mode by cutting off the power supply of itself. Simulation results shows that significant reduction in leakage power is achieved which is a major concern when implementing high resolution image sensor in deep-submicron technology. Based on this proposed architecture a prototype was designed in UMC 0.18 μm technology. Each pixel include a photodiode, an event generator and hand-shaking communication protocol using 15 transistors. Each pixel occupies an area of 8.3 × 8.3μm2 with a fill factor of 15{\%}. In addition, the new generation TFS sensor features reduced depth of the arbitration tree using high-radix AER building block resulting in reduced overall delay.",
keywords = "Address event representation, CMOS image sensor, Low leakage pixel, Time-to-first-spike pixel",
author = "Shoushun Chen and Amine Bermak",
year = "2006",
language = "English",
isbn = "0780393902",
pages = "2289--2292",
booktitle = "ISCAS 2006: 2006 IEEE International Symposium on Circuits and Systems, Proceedings",

}

TY - GEN

T1 - A second generation time-to-first-spike pixel with asynchronous self power-off

AU - Chen, Shoushun

AU - Bermak, Amine

PY - 2006

Y1 - 2006

N2 - In this paper we propose a second generation timeto-first-spike (TFS) pixel based on an asynchronous self power-off architecture. In this architecture time-to-first spike is used to encode the photocurrent information. Once the first spike is received and read-out using an address event representation (AER), the pixel is forced into standby mode by cutting off the power supply of itself. Simulation results shows that significant reduction in leakage power is achieved which is a major concern when implementing high resolution image sensor in deep-submicron technology. Based on this proposed architecture a prototype was designed in UMC 0.18 μm technology. Each pixel include a photodiode, an event generator and hand-shaking communication protocol using 15 transistors. Each pixel occupies an area of 8.3 × 8.3μm2 with a fill factor of 15%. In addition, the new generation TFS sensor features reduced depth of the arbitration tree using high-radix AER building block resulting in reduced overall delay.

AB - In this paper we propose a second generation timeto-first-spike (TFS) pixel based on an asynchronous self power-off architecture. In this architecture time-to-first spike is used to encode the photocurrent information. Once the first spike is received and read-out using an address event representation (AER), the pixel is forced into standby mode by cutting off the power supply of itself. Simulation results shows that significant reduction in leakage power is achieved which is a major concern when implementing high resolution image sensor in deep-submicron technology. Based on this proposed architecture a prototype was designed in UMC 0.18 μm technology. Each pixel include a photodiode, an event generator and hand-shaking communication protocol using 15 transistors. Each pixel occupies an area of 8.3 × 8.3μm2 with a fill factor of 15%. In addition, the new generation TFS sensor features reduced depth of the arbitration tree using high-radix AER building block resulting in reduced overall delay.

KW - Address event representation

KW - CMOS image sensor

KW - Low leakage pixel

KW - Time-to-first-spike pixel

UR - http://www.scopus.com/inward/record.url?scp=34547375206&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=34547375206&partnerID=8YFLogxK

M3 - Conference contribution

SN - 0780393902

SN - 9780780393905

SP - 2289

EP - 2292

BT - ISCAS 2006: 2006 IEEE International Symposium on Circuits and Systems, Proceedings

ER -