A scalable low power imager architecture for compound-eye vision sensors

Farid Boussaid, Chen Shoushun, Amine Bermak

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

In this paper, we propose a scalable low power imager architecture for compound-eye vision sensors. The proposed hardware architecture is based on a time domain data representation as well as a biologically inspired read-out strategy using Address-Event-Representation (AER). The proposed AER approach to compound-eye Imaging enables low power operation (lOnA/pixel), efficient read-out, improved signal-to-noise ratio together with wide dynamic range. Moreover, the proposed AER-based VLSI architecture is scalable and well suited to the next generation of deep submicron silicon processes owing to decreased supply voltage, process variability and Increased noise levels.

Original languageEnglish
Title of host publicationProceedings - Fifth International Workshop on System-on-Chip for Real-Time Applications, IWSOC 2005
Pages203-206
Number of pages4
Volume2005
DOIs
Publication statusPublished - 2005
Externally publishedYes
EventFifth International Workshop on System-on-Chip for Real-Time Applications, IWSOC 2005 - Banff, Alta., Canada
Duration: 20 Jul 200524 Jul 2005

Other

OtherFifth International Workshop on System-on-Chip for Real-Time Applications, IWSOC 2005
CountryCanada
CityBanff, Alta.
Period20/7/0524/7/05

Fingerprint

Image sensors
Signal to noise ratio
Pixels
Hardware
Imaging techniques
Silicon
Sensors
Electric potential

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Boussaid, F., Shoushun, C., & Bermak, A. (2005). A scalable low power imager architecture for compound-eye vision sensors. In Proceedings - Fifth International Workshop on System-on-Chip for Real-Time Applications, IWSOC 2005 (Vol. 2005, pp. 203-206). [1530942] https://doi.org/10.1109/IWSOC.2005.26

A scalable low power imager architecture for compound-eye vision sensors. / Boussaid, Farid; Shoushun, Chen; Bermak, Amine.

Proceedings - Fifth International Workshop on System-on-Chip for Real-Time Applications, IWSOC 2005. Vol. 2005 2005. p. 203-206 1530942.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Boussaid, F, Shoushun, C & Bermak, A 2005, A scalable low power imager architecture for compound-eye vision sensors. in Proceedings - Fifth International Workshop on System-on-Chip for Real-Time Applications, IWSOC 2005. vol. 2005, 1530942, pp. 203-206, Fifth International Workshop on System-on-Chip for Real-Time Applications, IWSOC 2005, Banff, Alta., Canada, 20/7/05. https://doi.org/10.1109/IWSOC.2005.26
Boussaid F, Shoushun C, Bermak A. A scalable low power imager architecture for compound-eye vision sensors. In Proceedings - Fifth International Workshop on System-on-Chip for Real-Time Applications, IWSOC 2005. Vol. 2005. 2005. p. 203-206. 1530942 https://doi.org/10.1109/IWSOC.2005.26
Boussaid, Farid ; Shoushun, Chen ; Bermak, Amine. / A scalable low power imager architecture for compound-eye vision sensors. Proceedings - Fifth International Workshop on System-on-Chip for Real-Time Applications, IWSOC 2005. Vol. 2005 2005. pp. 203-206
@inproceedings{a0c38ae200cb4570902b451ef37dafbf,
title = "A scalable low power imager architecture for compound-eye vision sensors",
abstract = "In this paper, we propose a scalable low power imager architecture for compound-eye vision sensors. The proposed hardware architecture is based on a time domain data representation as well as a biologically inspired read-out strategy using Address-Event-Representation (AER). The proposed AER approach to compound-eye Imaging enables low power operation (lOnA/pixel), efficient read-out, improved signal-to-noise ratio together with wide dynamic range. Moreover, the proposed AER-based VLSI architecture is scalable and well suited to the next generation of deep submicron silicon processes owing to decreased supply voltage, process variability and Increased noise levels.",
author = "Farid Boussaid and Chen Shoushun and Amine Bermak",
year = "2005",
doi = "10.1109/IWSOC.2005.26",
language = "English",
isbn = "0769524036",
volume = "2005",
pages = "203--206",
booktitle = "Proceedings - Fifth International Workshop on System-on-Chip for Real-Time Applications, IWSOC 2005",

}

TY - GEN

T1 - A scalable low power imager architecture for compound-eye vision sensors

AU - Boussaid, Farid

AU - Shoushun, Chen

AU - Bermak, Amine

PY - 2005

Y1 - 2005

N2 - In this paper, we propose a scalable low power imager architecture for compound-eye vision sensors. The proposed hardware architecture is based on a time domain data representation as well as a biologically inspired read-out strategy using Address-Event-Representation (AER). The proposed AER approach to compound-eye Imaging enables low power operation (lOnA/pixel), efficient read-out, improved signal-to-noise ratio together with wide dynamic range. Moreover, the proposed AER-based VLSI architecture is scalable and well suited to the next generation of deep submicron silicon processes owing to decreased supply voltage, process variability and Increased noise levels.

AB - In this paper, we propose a scalable low power imager architecture for compound-eye vision sensors. The proposed hardware architecture is based on a time domain data representation as well as a biologically inspired read-out strategy using Address-Event-Representation (AER). The proposed AER approach to compound-eye Imaging enables low power operation (lOnA/pixel), efficient read-out, improved signal-to-noise ratio together with wide dynamic range. Moreover, the proposed AER-based VLSI architecture is scalable and well suited to the next generation of deep submicron silicon processes owing to decreased supply voltage, process variability and Increased noise levels.

UR - http://www.scopus.com/inward/record.url?scp=33748913538&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=33748913538&partnerID=8YFLogxK

U2 - 10.1109/IWSOC.2005.26

DO - 10.1109/IWSOC.2005.26

M3 - Conference contribution

AN - SCOPUS:33748913538

SN - 0769524036

SN - 9780769524030

VL - 2005

SP - 203

EP - 206

BT - Proceedings - Fifth International Workshop on System-on-Chip for Real-Time Applications, IWSOC 2005

ER -