A programmable compact control mechanism for ultra-low power current-mediated CMOS imager

Fang Tang, Amine Bermak

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

A novel ultra-low power control mechanism is presented for Mega-pixels current-mediated CMOS imagers . Within the proposed technique, the operating readout pixel and reset pixel are located in the same column, controlled by only 2-bit lines/pixel compared with 4-bit in previous reported design . The number of transistors for each pixel is reduced from the standard 6 transistors to 4 in the current design . Because the read-out and reset modes are separated into two phases in series for the proposed mechanism, only one reference current source is used, by which the power consumption can further be saved and also the chip area would be shrunk. Minimum wiring overhead is required in the proposed pixel as two control lines are removed. Furthermore, a programmable electronic shutter is adopted to adjust the integration time. The proposed design is simulated using TSMC 0.18um technology, with more than 80% fill factor for a 17 × 17um2 pixel dimension.

Original languageEnglish
Title of host publication2009 1st Asia Symposium on Quality Electronic Design, ASQED 2009
Pages280-283
Number of pages4
DOIs
Publication statusPublished - 2009
Externally publishedYes
Event2009 1st Asia Symposium on Quality Electronic Design, ASQED 2009 - Kuala Lumpur, Malaysia
Duration: 15 Jul 200916 Jul 2009

Other

Other2009 1st Asia Symposium on Quality Electronic Design, ASQED 2009
CountryMalaysia
CityKuala Lumpur
Period15/7/0916/7/09

Fingerprint

Image sensors
Pixels
Transistors
Electric wiring
Power control
Electric power utilization

Keywords

  • CMOS imagers
  • Current-mediated pixel
  • Programmable electronic shutter

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Tang, F., & Bermak, A. (2009). A programmable compact control mechanism for ultra-low power current-mediated CMOS imager. In 2009 1st Asia Symposium on Quality Electronic Design, ASQED 2009 (pp. 280-283). [5206252] https://doi.org/10.1109/ASQED.2009.5206252

A programmable compact control mechanism for ultra-low power current-mediated CMOS imager. / Tang, Fang; Bermak, Amine.

2009 1st Asia Symposium on Quality Electronic Design, ASQED 2009. 2009. p. 280-283 5206252.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Tang, F & Bermak, A 2009, A programmable compact control mechanism for ultra-low power current-mediated CMOS imager. in 2009 1st Asia Symposium on Quality Electronic Design, ASQED 2009., 5206252, pp. 280-283, 2009 1st Asia Symposium on Quality Electronic Design, ASQED 2009, Kuala Lumpur, Malaysia, 15/7/09. https://doi.org/10.1109/ASQED.2009.5206252
Tang F, Bermak A. A programmable compact control mechanism for ultra-low power current-mediated CMOS imager. In 2009 1st Asia Symposium on Quality Electronic Design, ASQED 2009. 2009. p. 280-283. 5206252 https://doi.org/10.1109/ASQED.2009.5206252
Tang, Fang ; Bermak, Amine. / A programmable compact control mechanism for ultra-low power current-mediated CMOS imager. 2009 1st Asia Symposium on Quality Electronic Design, ASQED 2009. 2009. pp. 280-283
@inproceedings{78d536484d774fe692bcbd39966d30b1,
title = "A programmable compact control mechanism for ultra-low power current-mediated CMOS imager",
abstract = "A novel ultra-low power control mechanism is presented for Mega-pixels current-mediated CMOS imagers . Within the proposed technique, the operating readout pixel and reset pixel are located in the same column, controlled by only 2-bit lines/pixel compared with 4-bit in previous reported design . The number of transistors for each pixel is reduced from the standard 6 transistors to 4 in the current design . Because the read-out and reset modes are separated into two phases in series for the proposed mechanism, only one reference current source is used, by which the power consumption can further be saved and also the chip area would be shrunk. Minimum wiring overhead is required in the proposed pixel as two control lines are removed. Furthermore, a programmable electronic shutter is adopted to adjust the integration time. The proposed design is simulated using TSMC 0.18um technology, with more than 80{\%} fill factor for a 17 × 17um2 pixel dimension.",
keywords = "CMOS imagers, Current-mediated pixel, Programmable electronic shutter",
author = "Fang Tang and Amine Bermak",
year = "2009",
doi = "10.1109/ASQED.2009.5206252",
language = "English",
isbn = "9781424449521",
pages = "280--283",
booktitle = "2009 1st Asia Symposium on Quality Electronic Design, ASQED 2009",

}

TY - GEN

T1 - A programmable compact control mechanism for ultra-low power current-mediated CMOS imager

AU - Tang, Fang

AU - Bermak, Amine

PY - 2009

Y1 - 2009

N2 - A novel ultra-low power control mechanism is presented for Mega-pixels current-mediated CMOS imagers . Within the proposed technique, the operating readout pixel and reset pixel are located in the same column, controlled by only 2-bit lines/pixel compared with 4-bit in previous reported design . The number of transistors for each pixel is reduced from the standard 6 transistors to 4 in the current design . Because the read-out and reset modes are separated into two phases in series for the proposed mechanism, only one reference current source is used, by which the power consumption can further be saved and also the chip area would be shrunk. Minimum wiring overhead is required in the proposed pixel as two control lines are removed. Furthermore, a programmable electronic shutter is adopted to adjust the integration time. The proposed design is simulated using TSMC 0.18um technology, with more than 80% fill factor for a 17 × 17um2 pixel dimension.

AB - A novel ultra-low power control mechanism is presented for Mega-pixels current-mediated CMOS imagers . Within the proposed technique, the operating readout pixel and reset pixel are located in the same column, controlled by only 2-bit lines/pixel compared with 4-bit in previous reported design . The number of transistors for each pixel is reduced from the standard 6 transistors to 4 in the current design . Because the read-out and reset modes are separated into two phases in series for the proposed mechanism, only one reference current source is used, by which the power consumption can further be saved and also the chip area would be shrunk. Minimum wiring overhead is required in the proposed pixel as two control lines are removed. Furthermore, a programmable electronic shutter is adopted to adjust the integration time. The proposed design is simulated using TSMC 0.18um technology, with more than 80% fill factor for a 17 × 17um2 pixel dimension.

KW - CMOS imagers

KW - Current-mediated pixel

KW - Programmable electronic shutter

UR - http://www.scopus.com/inward/record.url?scp=70449513892&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=70449513892&partnerID=8YFLogxK

U2 - 10.1109/ASQED.2009.5206252

DO - 10.1109/ASQED.2009.5206252

M3 - Conference contribution

SN - 9781424449521

SP - 280

EP - 283

BT - 2009 1st Asia Symposium on Quality Electronic Design, ASQED 2009

ER -