A novel scalable spiking pixel architecture for deep submicron CMOS technologies

Farid Boussaid, Chen Shoushun, Amine Bermak

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

In this paper, we propose a scalable spiking pixel architecture for deep submicron CMOS technologies. The proposed pixel architecture uniquely combines counting and memory functions into a single compact circuit, providing for in-pixel storage capability, in-pixel analog-to-digital conversion and random read-out of digital pixel values. Pixel fill-factor is better than 15% for a 50×50μm pixel fabricated using AMI 0.35μm CMOS technology. Reported experimental results validate the proposed spiking pixel architecture for the next generation of deep submicron silicon processes.

Original languageEnglish
Title of host publicationProceedings - 2006 International Conference on Design and Test of Integrated Systems in Nanoscale Technology, IEEE DTIS 2006
Pages131-135
Number of pages5
Publication statusPublished - 2006
Externally publishedYes
Event2006 International Conference on Design and Test of Integrated Systems in Nanoscale Technology, IEEE DTIS 2006 - Tunis, Tunisia
Duration: 5 Sep 20067 Sep 2006

Other

Other2006 International Conference on Design and Test of Integrated Systems in Nanoscale Technology, IEEE DTIS 2006
CountryTunisia
CityTunis
Period5/9/067/9/06

Fingerprint

Pixels
Analog to digital conversion
Data storage equipment
Silicon
Networks (circuits)

ASJC Scopus subject areas

  • Control and Systems Engineering
  • Electrical and Electronic Engineering
  • Safety, Risk, Reliability and Quality

Cite this

Boussaid, F., Shoushun, C., & Bermak, A. (2006). A novel scalable spiking pixel architecture for deep submicron CMOS technologies. In Proceedings - 2006 International Conference on Design and Test of Integrated Systems in Nanoscale Technology, IEEE DTIS 2006 (pp. 131-135). [1708718]

A novel scalable spiking pixel architecture for deep submicron CMOS technologies. / Boussaid, Farid; Shoushun, Chen; Bermak, Amine.

Proceedings - 2006 International Conference on Design and Test of Integrated Systems in Nanoscale Technology, IEEE DTIS 2006. 2006. p. 131-135 1708718.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Boussaid, F, Shoushun, C & Bermak, A 2006, A novel scalable spiking pixel architecture for deep submicron CMOS technologies. in Proceedings - 2006 International Conference on Design and Test of Integrated Systems in Nanoscale Technology, IEEE DTIS 2006., 1708718, pp. 131-135, 2006 International Conference on Design and Test of Integrated Systems in Nanoscale Technology, IEEE DTIS 2006, Tunis, Tunisia, 5/9/06.
Boussaid F, Shoushun C, Bermak A. A novel scalable spiking pixel architecture for deep submicron CMOS technologies. In Proceedings - 2006 International Conference on Design and Test of Integrated Systems in Nanoscale Technology, IEEE DTIS 2006. 2006. p. 131-135. 1708718
Boussaid, Farid ; Shoushun, Chen ; Bermak, Amine. / A novel scalable spiking pixel architecture for deep submicron CMOS technologies. Proceedings - 2006 International Conference on Design and Test of Integrated Systems in Nanoscale Technology, IEEE DTIS 2006. 2006. pp. 131-135
@inproceedings{26f8a4cb3bb044809c84173d56e5729b,
title = "A novel scalable spiking pixel architecture for deep submicron CMOS technologies",
abstract = "In this paper, we propose a scalable spiking pixel architecture for deep submicron CMOS technologies. The proposed pixel architecture uniquely combines counting and memory functions into a single compact circuit, providing for in-pixel storage capability, in-pixel analog-to-digital conversion and random read-out of digital pixel values. Pixel fill-factor is better than 15{\%} for a 50×50μm pixel fabricated using AMI 0.35μm CMOS technology. Reported experimental results validate the proposed spiking pixel architecture for the next generation of deep submicron silicon processes.",
author = "Farid Boussaid and Chen Shoushun and Amine Bermak",
year = "2006",
language = "English",
isbn = "0780397266",
pages = "131--135",
booktitle = "Proceedings - 2006 International Conference on Design and Test of Integrated Systems in Nanoscale Technology, IEEE DTIS 2006",

}

TY - GEN

T1 - A novel scalable spiking pixel architecture for deep submicron CMOS technologies

AU - Boussaid, Farid

AU - Shoushun, Chen

AU - Bermak, Amine

PY - 2006

Y1 - 2006

N2 - In this paper, we propose a scalable spiking pixel architecture for deep submicron CMOS technologies. The proposed pixel architecture uniquely combines counting and memory functions into a single compact circuit, providing for in-pixel storage capability, in-pixel analog-to-digital conversion and random read-out of digital pixel values. Pixel fill-factor is better than 15% for a 50×50μm pixel fabricated using AMI 0.35μm CMOS technology. Reported experimental results validate the proposed spiking pixel architecture for the next generation of deep submicron silicon processes.

AB - In this paper, we propose a scalable spiking pixel architecture for deep submicron CMOS technologies. The proposed pixel architecture uniquely combines counting and memory functions into a single compact circuit, providing for in-pixel storage capability, in-pixel analog-to-digital conversion and random read-out of digital pixel values. Pixel fill-factor is better than 15% for a 50×50μm pixel fabricated using AMI 0.35μm CMOS technology. Reported experimental results validate the proposed spiking pixel architecture for the next generation of deep submicron silicon processes.

UR - http://www.scopus.com/inward/record.url?scp=78650344295&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=78650344295&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:78650344295

SN - 0780397266

SN - 9780780397262

SP - 131

EP - 135

BT - Proceedings - 2006 International Conference on Design and Test of Integrated Systems in Nanoscale Technology, IEEE DTIS 2006

ER -