A new recursive algorithm for multidimensional convolution

Ayman Elnaggar, Hussein Alnuweiri, M. R. Ito

Research output: Contribution to journalArticle

4 Citations (Scopus)

Abstract

This paper presents a novel recursive algorithm for generating higher order m-dimensional (m-D) convolution by combining the computation of 3m identical lower order (smaller size) convolution computations, and its implementation in parallel VLSI networks. The resulting VLSI architectures have very simple modular structure, highly regular topology, and use simple arithmetic units. Additionally, the proposed architectures have very small depth and contain only a single stage of multipliers, while all other stages contain adders only.

Original languageEnglish
Pages (from-to)652-654
Number of pages3
JournalIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing
Volume46
Issue number5
DOIs
Publication statusPublished - 1 Dec 1999
Externally publishedYes

Fingerprint

Convolution
Adders
Topology

Keywords

  • Multidimensional convolution
  • Parallel vlsi architectures
  • Permutation matrices
  • Recursive architectures
  • Tensor product

ASJC Scopus subject areas

  • Signal Processing
  • Electrical and Electronic Engineering

Cite this

A new recursive algorithm for multidimensional convolution. / Elnaggar, Ayman; Alnuweiri, Hussein; Ito, M. R.

In: IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, Vol. 46, No. 5, 01.12.1999, p. 652-654.

Research output: Contribution to journalArticle

@article{8a03e8b67348431c9e244b70146082b9,
title = "A new recursive algorithm for multidimensional convolution",
abstract = "This paper presents a novel recursive algorithm for generating higher order m-dimensional (m-D) convolution by combining the computation of 3m identical lower order (smaller size) convolution computations, and its implementation in parallel VLSI networks. The resulting VLSI architectures have very simple modular structure, highly regular topology, and use simple arithmetic units. Additionally, the proposed architectures have very small depth and contain only a single stage of multipliers, while all other stages contain adders only.",
keywords = "Multidimensional convolution, Parallel vlsi architectures, Permutation matrices, Recursive architectures, Tensor product",
author = "Ayman Elnaggar and Hussein Alnuweiri and Ito, {M. R.}",
year = "1999",
month = "12",
day = "1",
doi = "10.1109/82.769817",
language = "English",
volume = "46",
pages = "652--654",
journal = "IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing",
issn = "1057-7130",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "5",

}

TY - JOUR

T1 - A new recursive algorithm for multidimensional convolution

AU - Elnaggar, Ayman

AU - Alnuweiri, Hussein

AU - Ito, M. R.

PY - 1999/12/1

Y1 - 1999/12/1

N2 - This paper presents a novel recursive algorithm for generating higher order m-dimensional (m-D) convolution by combining the computation of 3m identical lower order (smaller size) convolution computations, and its implementation in parallel VLSI networks. The resulting VLSI architectures have very simple modular structure, highly regular topology, and use simple arithmetic units. Additionally, the proposed architectures have very small depth and contain only a single stage of multipliers, while all other stages contain adders only.

AB - This paper presents a novel recursive algorithm for generating higher order m-dimensional (m-D) convolution by combining the computation of 3m identical lower order (smaller size) convolution computations, and its implementation in parallel VLSI networks. The resulting VLSI architectures have very simple modular structure, highly regular topology, and use simple arithmetic units. Additionally, the proposed architectures have very small depth and contain only a single stage of multipliers, while all other stages contain adders only.

KW - Multidimensional convolution

KW - Parallel vlsi architectures

KW - Permutation matrices

KW - Recursive architectures

KW - Tensor product

UR - http://www.scopus.com/inward/record.url?scp=0032624936&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0032624936&partnerID=8YFLogxK

U2 - 10.1109/82.769817

DO - 10.1109/82.769817

M3 - Article

AN - SCOPUS:0032624936

VL - 46

SP - 652

EP - 654

JO - IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

JF - IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

SN - 1057-7130

IS - 5

ER -