A low-power pilot-DAC based column parallel 8b SAR ADC with forward error correction for cmos image sensors

Denis Guangyin Chen, Fang Tang, Amine Bermak

Research output: Contribution to journalArticle

31 Citations (Scopus)

Abstract

Successive-Approximation-Register (SAR) Analog-to-Digital Converters (ADC) have been shown to be suitable for low-power applications at aggressively scaled CMOS technology nodes. This is desirable for many mobile and portable applications. Unfortunately, SAR ADCs tend to incur significant area cost and reference loading due to the large capacitor array used in its Digital-to-Analog Converter (DAC). This has traditionally made it difficult to implement large numbers of SAR ADC in parallel. This paper describes a compact 8b SAR ADC measuring only 348 μ m &time;7\ μm}. It uses a new pilot-DAC (pDAC) technique to reduce the power consumption in its capacitor array; moreover, the accuracy of the pDAC scheme is protected by a novel mixed-signal Forward Error Correction (FEC) algorithm with minimal circuit overhead. Any DAC error made during pDAC operation can be recovered later by an additional switching phase. Prototype measurements in 0.18 μ m}$ technology shows that the DAC's figure-of-merit (FoM) is reduced from 61.3 fJ/step to 39.8 fJ/step by adopting pDAC switching with no apparent deterioration in Fixed-Pattern Noise (FPN) and thermal noise.

Original languageEnglish
Article number6472261
Pages (from-to)2572-2583
Number of pages12
JournalIEEE Transactions on Circuits and Systems I: Regular Papers
Volume60
Issue number10
DOIs
Publication statusPublished - 2013
Externally publishedYes

Fingerprint

Forward error correction
Digital to analog conversion
Image sensors
Capacitors
Thermal noise
Deterioration
Electric power utilization
Networks (circuits)
Costs

Keywords

  • CMOS image sensor
  • error correction
  • SAR ADC

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

A low-power pilot-DAC based column parallel 8b SAR ADC with forward error correction for cmos image sensors. / Chen, Denis Guangyin; Tang, Fang; Bermak, Amine.

In: IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 60, No. 10, 6472261, 2013, p. 2572-2583.

Research output: Contribution to journalArticle

@article{2e04e9d6f0944a6e884db7f2039e9cc8,
title = "A low-power pilot-DAC based column parallel 8b SAR ADC with forward error correction for cmos image sensors",
abstract = "Successive-Approximation-Register (SAR) Analog-to-Digital Converters (ADC) have been shown to be suitable for low-power applications at aggressively scaled CMOS technology nodes. This is desirable for many mobile and portable applications. Unfortunately, SAR ADCs tend to incur significant area cost and reference loading due to the large capacitor array used in its Digital-to-Analog Converter (DAC). This has traditionally made it difficult to implement large numbers of SAR ADC in parallel. This paper describes a compact 8b SAR ADC measuring only 348 μ m &time;7\ μm}. It uses a new pilot-DAC (pDAC) technique to reduce the power consumption in its capacitor array; moreover, the accuracy of the pDAC scheme is protected by a novel mixed-signal Forward Error Correction (FEC) algorithm with minimal circuit overhead. Any DAC error made during pDAC operation can be recovered later by an additional switching phase. Prototype measurements in 0.18 μ m}$ technology shows that the DAC's figure-of-merit (FoM) is reduced from 61.3 fJ/step to 39.8 fJ/step by adopting pDAC switching with no apparent deterioration in Fixed-Pattern Noise (FPN) and thermal noise.",
keywords = "CMOS image sensor, error correction, SAR ADC",
author = "Chen, {Denis Guangyin} and Fang Tang and Amine Bermak",
year = "2013",
doi = "10.1109/TCSI.2013.2244317",
language = "English",
volume = "60",
pages = "2572--2583",
journal = "IEEE Transactions on Circuits and Systems II: Express Briefs",
issn = "1549-8328",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "10",

}

TY - JOUR

T1 - A low-power pilot-DAC based column parallel 8b SAR ADC with forward error correction for cmos image sensors

AU - Chen, Denis Guangyin

AU - Tang, Fang

AU - Bermak, Amine

PY - 2013

Y1 - 2013

N2 - Successive-Approximation-Register (SAR) Analog-to-Digital Converters (ADC) have been shown to be suitable for low-power applications at aggressively scaled CMOS technology nodes. This is desirable for many mobile and portable applications. Unfortunately, SAR ADCs tend to incur significant area cost and reference loading due to the large capacitor array used in its Digital-to-Analog Converter (DAC). This has traditionally made it difficult to implement large numbers of SAR ADC in parallel. This paper describes a compact 8b SAR ADC measuring only 348 μ m &time;7\ μm}. It uses a new pilot-DAC (pDAC) technique to reduce the power consumption in its capacitor array; moreover, the accuracy of the pDAC scheme is protected by a novel mixed-signal Forward Error Correction (FEC) algorithm with minimal circuit overhead. Any DAC error made during pDAC operation can be recovered later by an additional switching phase. Prototype measurements in 0.18 μ m}$ technology shows that the DAC's figure-of-merit (FoM) is reduced from 61.3 fJ/step to 39.8 fJ/step by adopting pDAC switching with no apparent deterioration in Fixed-Pattern Noise (FPN) and thermal noise.

AB - Successive-Approximation-Register (SAR) Analog-to-Digital Converters (ADC) have been shown to be suitable for low-power applications at aggressively scaled CMOS technology nodes. This is desirable for many mobile and portable applications. Unfortunately, SAR ADCs tend to incur significant area cost and reference loading due to the large capacitor array used in its Digital-to-Analog Converter (DAC). This has traditionally made it difficult to implement large numbers of SAR ADC in parallel. This paper describes a compact 8b SAR ADC measuring only 348 μ m &time;7\ μm}. It uses a new pilot-DAC (pDAC) technique to reduce the power consumption in its capacitor array; moreover, the accuracy of the pDAC scheme is protected by a novel mixed-signal Forward Error Correction (FEC) algorithm with minimal circuit overhead. Any DAC error made during pDAC operation can be recovered later by an additional switching phase. Prototype measurements in 0.18 μ m}$ technology shows that the DAC's figure-of-merit (FoM) is reduced from 61.3 fJ/step to 39.8 fJ/step by adopting pDAC switching with no apparent deterioration in Fixed-Pattern Noise (FPN) and thermal noise.

KW - CMOS image sensor

KW - error correction

KW - SAR ADC

UR - http://www.scopus.com/inward/record.url?scp=84884903997&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84884903997&partnerID=8YFLogxK

U2 - 10.1109/TCSI.2013.2244317

DO - 10.1109/TCSI.2013.2244317

M3 - Article

AN - SCOPUS:84884903997

VL - 60

SP - 2572

EP - 2583

JO - IEEE Transactions on Circuits and Systems II: Express Briefs

JF - IEEE Transactions on Circuits and Systems II: Express Briefs

SN - 1549-8328

IS - 10

M1 - 6472261

ER -