A low-complexity image compression algorithm for Address-Event Representation (AER) PWM image sensors

Denis Guangyin Chen, Amine Bermak, Chi Ying Tsui

Research output: Chapter in Book/Report/Conference proceedingConference contribution

5 Citations (Scopus)

Abstract

In Pulse-Width Modulation (PWM) image sensors the incident light intensity is represented by the timing of pulses. Exceptionally high dynamic range (DR) and improved signal-to-noise-ratio (SNR) have been demonstrated for this class of image sensors. Unfortunately, their spatial resolution is limited by the need of an in-pixel memory to record the timing information. The AER protocol is an attractive method for removing this overhead, since pixel trigger events can be sent as address vectors, and in-pixel data memories are no longer required. Regrettably, the need to send address vectors can place an increased burden on the communication channel and will limit the array resolution, frame-rate, and image quality. In this paper, we present a low-complexity AER Block Compression (AERBC) algorithm which exploits the statistically ordered nature of AER pixel arrays. The address vector overhead can be dramatically reduced under this scheme. Only 0.0625 comparisons and 0.125 subtractions are performed for each pixel, and on average 30.82 dB PSNR can be achieved at 1.0 bit-per-pixel code rate. A general strategy is also developed here to optimize AERBC parameters so a balance between performance and hardware resources can be reached.

Original languageEnglish
Title of host publication2011 IEEE International Symposium of Circuits and Systems, ISCAS 2011
Pages2825-2828
Number of pages4
DOIs
Publication statusPublished - 2011
Externally publishedYes
Event2011 IEEE International Symposium of Circuits and Systems, ISCAS 2011 - Rio de Janeiro, Brazil
Duration: 15 May 201118 May 2011

Other

Other2011 IEEE International Symposium of Circuits and Systems, ISCAS 2011
CountryBrazil
CityRio de Janeiro
Period15/5/1118/5/11

Fingerprint

Image compression
Image sensors
Pulse width modulation
Pixels
Data storage equipment
Image quality
Signal to noise ratio
Hardware

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Chen, D. G., Bermak, A., & Tsui, C. Y. (2011). A low-complexity image compression algorithm for Address-Event Representation (AER) PWM image sensors. In 2011 IEEE International Symposium of Circuits and Systems, ISCAS 2011 (pp. 2825-2828). [5938193] https://doi.org/10.1109/ISCAS.2011.5938193

A low-complexity image compression algorithm for Address-Event Representation (AER) PWM image sensors. / Chen, Denis Guangyin; Bermak, Amine; Tsui, Chi Ying.

2011 IEEE International Symposium of Circuits and Systems, ISCAS 2011. 2011. p. 2825-2828 5938193.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Chen, DG, Bermak, A & Tsui, CY 2011, A low-complexity image compression algorithm for Address-Event Representation (AER) PWM image sensors. in 2011 IEEE International Symposium of Circuits and Systems, ISCAS 2011., 5938193, pp. 2825-2828, 2011 IEEE International Symposium of Circuits and Systems, ISCAS 2011, Rio de Janeiro, Brazil, 15/5/11. https://doi.org/10.1109/ISCAS.2011.5938193
Chen DG, Bermak A, Tsui CY. A low-complexity image compression algorithm for Address-Event Representation (AER) PWM image sensors. In 2011 IEEE International Symposium of Circuits and Systems, ISCAS 2011. 2011. p. 2825-2828. 5938193 https://doi.org/10.1109/ISCAS.2011.5938193
Chen, Denis Guangyin ; Bermak, Amine ; Tsui, Chi Ying. / A low-complexity image compression algorithm for Address-Event Representation (AER) PWM image sensors. 2011 IEEE International Symposium of Circuits and Systems, ISCAS 2011. 2011. pp. 2825-2828
@inproceedings{9dceada028c146cfae0a1880e4f0d073,
title = "A low-complexity image compression algorithm for Address-Event Representation (AER) PWM image sensors",
abstract = "In Pulse-Width Modulation (PWM) image sensors the incident light intensity is represented by the timing of pulses. Exceptionally high dynamic range (DR) and improved signal-to-noise-ratio (SNR) have been demonstrated for this class of image sensors. Unfortunately, their spatial resolution is limited by the need of an in-pixel memory to record the timing information. The AER protocol is an attractive method for removing this overhead, since pixel trigger events can be sent as address vectors, and in-pixel data memories are no longer required. Regrettably, the need to send address vectors can place an increased burden on the communication channel and will limit the array resolution, frame-rate, and image quality. In this paper, we present a low-complexity AER Block Compression (AERBC) algorithm which exploits the statistically ordered nature of AER pixel arrays. The address vector overhead can be dramatically reduced under this scheme. Only 0.0625 comparisons and 0.125 subtractions are performed for each pixel, and on average 30.82 dB PSNR can be achieved at 1.0 bit-per-pixel code rate. A general strategy is also developed here to optimize AERBC parameters so a balance between performance and hardware resources can be reached.",
author = "Chen, {Denis Guangyin} and Amine Bermak and Tsui, {Chi Ying}",
year = "2011",
doi = "10.1109/ISCAS.2011.5938193",
language = "English",
isbn = "9781424494736",
pages = "2825--2828",
booktitle = "2011 IEEE International Symposium of Circuits and Systems, ISCAS 2011",

}

TY - GEN

T1 - A low-complexity image compression algorithm for Address-Event Representation (AER) PWM image sensors

AU - Chen, Denis Guangyin

AU - Bermak, Amine

AU - Tsui, Chi Ying

PY - 2011

Y1 - 2011

N2 - In Pulse-Width Modulation (PWM) image sensors the incident light intensity is represented by the timing of pulses. Exceptionally high dynamic range (DR) and improved signal-to-noise-ratio (SNR) have been demonstrated for this class of image sensors. Unfortunately, their spatial resolution is limited by the need of an in-pixel memory to record the timing information. The AER protocol is an attractive method for removing this overhead, since pixel trigger events can be sent as address vectors, and in-pixel data memories are no longer required. Regrettably, the need to send address vectors can place an increased burden on the communication channel and will limit the array resolution, frame-rate, and image quality. In this paper, we present a low-complexity AER Block Compression (AERBC) algorithm which exploits the statistically ordered nature of AER pixel arrays. The address vector overhead can be dramatically reduced under this scheme. Only 0.0625 comparisons and 0.125 subtractions are performed for each pixel, and on average 30.82 dB PSNR can be achieved at 1.0 bit-per-pixel code rate. A general strategy is also developed here to optimize AERBC parameters so a balance between performance and hardware resources can be reached.

AB - In Pulse-Width Modulation (PWM) image sensors the incident light intensity is represented by the timing of pulses. Exceptionally high dynamic range (DR) and improved signal-to-noise-ratio (SNR) have been demonstrated for this class of image sensors. Unfortunately, their spatial resolution is limited by the need of an in-pixel memory to record the timing information. The AER protocol is an attractive method for removing this overhead, since pixel trigger events can be sent as address vectors, and in-pixel data memories are no longer required. Regrettably, the need to send address vectors can place an increased burden on the communication channel and will limit the array resolution, frame-rate, and image quality. In this paper, we present a low-complexity AER Block Compression (AERBC) algorithm which exploits the statistically ordered nature of AER pixel arrays. The address vector overhead can be dramatically reduced under this scheme. Only 0.0625 comparisons and 0.125 subtractions are performed for each pixel, and on average 30.82 dB PSNR can be achieved at 1.0 bit-per-pixel code rate. A general strategy is also developed here to optimize AERBC parameters so a balance between performance and hardware resources can be reached.

UR - http://www.scopus.com/inward/record.url?scp=79960858704&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=79960858704&partnerID=8YFLogxK

U2 - 10.1109/ISCAS.2011.5938193

DO - 10.1109/ISCAS.2011.5938193

M3 - Conference contribution

SN - 9781424494736

SP - 2825

EP - 2828

BT - 2011 IEEE International Symposium of Circuits and Systems, ISCAS 2011

ER -