A flexible data acquisition module for high resolution PET camera

A. Bousselham, A. Hidvégi, C. Robson, P. Ojala, C. Bohm

Research output: Chapter in Book/Report/Conference proceedingConference contribution

7 Citations (Scopus)

Abstract

A prototype FPGA based fully digital data acquisition system for a Positron Emission Tomography using LSO-crystals is described. Early digitization by sampling with free running ADCs provides accurate time stamps and energy estimates via optimum filters. The system is self-calibrating by running in two modes: calibration and production mode with widely different computational requirements well suited for modern FPGA implementation (software and firmware). In calibration mode the system uses a software, non-optimized, approach to determine signal and noise parameters. In the production mode, however, a minimized software part is used for monitoring and control. In this mode a major part of the FPGA (currently Xilinx Virtex II Pro) fabric implements an optimized systolic pulse processor algorithm. While the software part used a client server model for Ethernet communication with a controlling PC the main data path to the coincidence processor is dedicated point to point, with a minimized protocol overhead.

Original languageEnglish
Title of host publication2005 14TH IEEE-NPSS Real Time Conference
Pages210-212
Number of pages3
Volume2005
DOIs
Publication statusPublished - 1 Dec 2005
Externally publishedYes
Event2005 14TH IEEE-NPSS Real Time Conference - Stockholm, Sweden
Duration: 4 Jun 200510 Jun 2005

Other

Other2005 14TH IEEE-NPSS Real Time Conference
CountrySweden
CityStockholm
Period4/6/0510/6/05

Fingerprint

Field programmable gate arrays (FPGA)
Data acquisition
Cameras
Calibration
Firmware
Positron emission tomography
Analog to digital conversion
Ethernet
Computer systems
Servers
Sampling
Network protocols
Crystals
Monitoring
Communication

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Bousselham, A., Hidvégi, A., Robson, C., Ojala, P., & Bohm, C. (2005). A flexible data acquisition module for high resolution PET camera. In 2005 14TH IEEE-NPSS Real Time Conference (Vol. 2005, pp. 210-212). [1547419] https://doi.org/10.1109/RTC.2005.1547419

A flexible data acquisition module for high resolution PET camera. / Bousselham, A.; Hidvégi, A.; Robson, C.; Ojala, P.; Bohm, C.

2005 14TH IEEE-NPSS Real Time Conference. Vol. 2005 2005. p. 210-212 1547419.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Bousselham, A, Hidvégi, A, Robson, C, Ojala, P & Bohm, C 2005, A flexible data acquisition module for high resolution PET camera. in 2005 14TH IEEE-NPSS Real Time Conference. vol. 2005, 1547419, pp. 210-212, 2005 14TH IEEE-NPSS Real Time Conference, Stockholm, Sweden, 4/6/05. https://doi.org/10.1109/RTC.2005.1547419
Bousselham A, Hidvégi A, Robson C, Ojala P, Bohm C. A flexible data acquisition module for high resolution PET camera. In 2005 14TH IEEE-NPSS Real Time Conference. Vol. 2005. 2005. p. 210-212. 1547419 https://doi.org/10.1109/RTC.2005.1547419
Bousselham, A. ; Hidvégi, A. ; Robson, C. ; Ojala, P. ; Bohm, C. / A flexible data acquisition module for high resolution PET camera. 2005 14TH IEEE-NPSS Real Time Conference. Vol. 2005 2005. pp. 210-212
@inproceedings{179f1b63b0d143089a3049ae360c3826,
title = "A flexible data acquisition module for high resolution PET camera",
abstract = "A prototype FPGA based fully digital data acquisition system for a Positron Emission Tomography using LSO-crystals is described. Early digitization by sampling with free running ADCs provides accurate time stamps and energy estimates via optimum filters. The system is self-calibrating by running in two modes: calibration and production mode with widely different computational requirements well suited for modern FPGA implementation (software and firmware). In calibration mode the system uses a software, non-optimized, approach to determine signal and noise parameters. In the production mode, however, a minimized software part is used for monitoring and control. In this mode a major part of the FPGA (currently Xilinx Virtex II Pro) fabric implements an optimized systolic pulse processor algorithm. While the software part used a client server model for Ethernet communication with a controlling PC the main data path to the coincidence processor is dedicated point to point, with a minimized protocol overhead.",
author = "A. Bousselham and A. Hidv{\'e}gi and C. Robson and P. Ojala and C. Bohm",
year = "2005",
month = "12",
day = "1",
doi = "10.1109/RTC.2005.1547419",
language = "English",
isbn = "0780391837",
volume = "2005",
pages = "210--212",
booktitle = "2005 14TH IEEE-NPSS Real Time Conference",

}

TY - GEN

T1 - A flexible data acquisition module for high resolution PET camera

AU - Bousselham, A.

AU - Hidvégi, A.

AU - Robson, C.

AU - Ojala, P.

AU - Bohm, C.

PY - 2005/12/1

Y1 - 2005/12/1

N2 - A prototype FPGA based fully digital data acquisition system for a Positron Emission Tomography using LSO-crystals is described. Early digitization by sampling with free running ADCs provides accurate time stamps and energy estimates via optimum filters. The system is self-calibrating by running in two modes: calibration and production mode with widely different computational requirements well suited for modern FPGA implementation (software and firmware). In calibration mode the system uses a software, non-optimized, approach to determine signal and noise parameters. In the production mode, however, a minimized software part is used for monitoring and control. In this mode a major part of the FPGA (currently Xilinx Virtex II Pro) fabric implements an optimized systolic pulse processor algorithm. While the software part used a client server model for Ethernet communication with a controlling PC the main data path to the coincidence processor is dedicated point to point, with a minimized protocol overhead.

AB - A prototype FPGA based fully digital data acquisition system for a Positron Emission Tomography using LSO-crystals is described. Early digitization by sampling with free running ADCs provides accurate time stamps and energy estimates via optimum filters. The system is self-calibrating by running in two modes: calibration and production mode with widely different computational requirements well suited for modern FPGA implementation (software and firmware). In calibration mode the system uses a software, non-optimized, approach to determine signal and noise parameters. In the production mode, however, a minimized software part is used for monitoring and control. In this mode a major part of the FPGA (currently Xilinx Virtex II Pro) fabric implements an optimized systolic pulse processor algorithm. While the software part used a client server model for Ethernet communication with a controlling PC the main data path to the coincidence processor is dedicated point to point, with a minimized protocol overhead.

UR - http://www.scopus.com/inward/record.url?scp=33751423810&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=33751423810&partnerID=8YFLogxK

U2 - 10.1109/RTC.2005.1547419

DO - 10.1109/RTC.2005.1547419

M3 - Conference contribution

SN - 0780391837

SN - 9780780391833

VL - 2005

SP - 210

EP - 212

BT - 2005 14TH IEEE-NPSS Real Time Conference

ER -