A compact digital pixel sensor (DPS) using 2T-DRAM

Xiaoxiao Zhang, Sylvain Leomant, Ka Lai Lau, Amine Bermak

Research output: Contribution to journalArticle

4 Citations (Scopus)

Abstract

In digital pixel sensors (DPS), memory elements typically occupy large silicon area of the pixel, which significantly reduces the pixel's fill factor while increases its size, power and cost. In this work, we propose to reduce DPS memory's area and power overhead by reducing the memory requirements with a multi-reset integration scheme, and meanwhile employing a dynamic memory instead of traditionally exploited large 6T-SRAM cell. The operation of the DPS takes advantage from the chronological change of the code, which results in reduced memory needs without affecting the light resolution. In the proposed implementation, a 4-bit in-pixel memory is used to reduce the pixel size, and an 8-bit resolution is achieved with multi-reset scheme. In addition, full complementary metal-oxide-semiconductor (CMOS) 2T DRAM and selective refresh scheme are adoptedto implement the memory elements and further increase the area savings. This paper presents the proposed multi-reset integration methodology and its implementation with dedicated memory circuits. Proposed architecture is validated by a prototype chip fabricated using AMS 0.35 μm CMOS technology. Reported experimental results are compared with relative works.

Original languageEnglish
Pages (from-to)77-96
Number of pages20
JournalJournal of Low Power Electronics and Applications
Volume1
Issue number1
DOIs
Publication statusPublished - 28 Mar 2011
Externally publishedYes

Fingerprint

Dynamic random access storage
Pixels
Data storage equipment
Sensors
Static random access storage
Metals
Silicon
Networks (circuits)

Keywords

  • 2T-DRAM
  • Digital pixel sensors
  • Image sensors
  • Pulse width modulation pixel

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

A compact digital pixel sensor (DPS) using 2T-DRAM. / Zhang, Xiaoxiao; Leomant, Sylvain; Lau, Ka Lai; Bermak, Amine.

In: Journal of Low Power Electronics and Applications, Vol. 1, No. 1, 28.03.2011, p. 77-96.

Research output: Contribution to journalArticle

Zhang, Xiaoxiao ; Leomant, Sylvain ; Lau, Ka Lai ; Bermak, Amine. / A compact digital pixel sensor (DPS) using 2T-DRAM. In: Journal of Low Power Electronics and Applications. 2011 ; Vol. 1, No. 1. pp. 77-96.
@article{757e26f0b5944f059f122bb3545271bc,
title = "A compact digital pixel sensor (DPS) using 2T-DRAM",
abstract = "In digital pixel sensors (DPS), memory elements typically occupy large silicon area of the pixel, which significantly reduces the pixel's fill factor while increases its size, power and cost. In this work, we propose to reduce DPS memory's area and power overhead by reducing the memory requirements with a multi-reset integration scheme, and meanwhile employing a dynamic memory instead of traditionally exploited large 6T-SRAM cell. The operation of the DPS takes advantage from the chronological change of the code, which results in reduced memory needs without affecting the light resolution. In the proposed implementation, a 4-bit in-pixel memory is used to reduce the pixel size, and an 8-bit resolution is achieved with multi-reset scheme. In addition, full complementary metal-oxide-semiconductor (CMOS) 2T DRAM and selective refresh scheme are adoptedto implement the memory elements and further increase the area savings. This paper presents the proposed multi-reset integration methodology and its implementation with dedicated memory circuits. Proposed architecture is validated by a prototype chip fabricated using AMS 0.35 μm CMOS technology. Reported experimental results are compared with relative works.",
keywords = "2T-DRAM, Digital pixel sensors, Image sensors, Pulse width modulation pixel",
author = "Xiaoxiao Zhang and Sylvain Leomant and Lau, {Ka Lai} and Amine Bermak",
year = "2011",
month = "3",
day = "28",
doi = "10.3390/jlpea1010077",
language = "English",
volume = "1",
pages = "77--96",
journal = "Journal of Low Power Electronics and Applications",
issn = "2079-9268",
publisher = "Multidisciplinary Digital Publishing Institute (MDPI)",
number = "1",

}

TY - JOUR

T1 - A compact digital pixel sensor (DPS) using 2T-DRAM

AU - Zhang, Xiaoxiao

AU - Leomant, Sylvain

AU - Lau, Ka Lai

AU - Bermak, Amine

PY - 2011/3/28

Y1 - 2011/3/28

N2 - In digital pixel sensors (DPS), memory elements typically occupy large silicon area of the pixel, which significantly reduces the pixel's fill factor while increases its size, power and cost. In this work, we propose to reduce DPS memory's area and power overhead by reducing the memory requirements with a multi-reset integration scheme, and meanwhile employing a dynamic memory instead of traditionally exploited large 6T-SRAM cell. The operation of the DPS takes advantage from the chronological change of the code, which results in reduced memory needs without affecting the light resolution. In the proposed implementation, a 4-bit in-pixel memory is used to reduce the pixel size, and an 8-bit resolution is achieved with multi-reset scheme. In addition, full complementary metal-oxide-semiconductor (CMOS) 2T DRAM and selective refresh scheme are adoptedto implement the memory elements and further increase the area savings. This paper presents the proposed multi-reset integration methodology and its implementation with dedicated memory circuits. Proposed architecture is validated by a prototype chip fabricated using AMS 0.35 μm CMOS technology. Reported experimental results are compared with relative works.

AB - In digital pixel sensors (DPS), memory elements typically occupy large silicon area of the pixel, which significantly reduces the pixel's fill factor while increases its size, power and cost. In this work, we propose to reduce DPS memory's area and power overhead by reducing the memory requirements with a multi-reset integration scheme, and meanwhile employing a dynamic memory instead of traditionally exploited large 6T-SRAM cell. The operation of the DPS takes advantage from the chronological change of the code, which results in reduced memory needs without affecting the light resolution. In the proposed implementation, a 4-bit in-pixel memory is used to reduce the pixel size, and an 8-bit resolution is achieved with multi-reset scheme. In addition, full complementary metal-oxide-semiconductor (CMOS) 2T DRAM and selective refresh scheme are adoptedto implement the memory elements and further increase the area savings. This paper presents the proposed multi-reset integration methodology and its implementation with dedicated memory circuits. Proposed architecture is validated by a prototype chip fabricated using AMS 0.35 μm CMOS technology. Reported experimental results are compared with relative works.

KW - 2T-DRAM

KW - Digital pixel sensors

KW - Image sensors

KW - Pulse width modulation pixel

UR - http://www.scopus.com/inward/record.url?scp=84906767579&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84906767579&partnerID=8YFLogxK

U2 - 10.3390/jlpea1010077

DO - 10.3390/jlpea1010077

M3 - Article

VL - 1

SP - 77

EP - 96

JO - Journal of Low Power Electronics and Applications

JF - Journal of Low Power Electronics and Applications

SN - 2079-9268

IS - 1

ER -