A Compact 31.47fJ/Conversion Subthreshold Level Shifter with Wide Conversion Range in 65nm MTCMOS

Yuan Cao, Biyin Wang, Xiaofang Pan, Xiaojin Zhao, Zhihuang Wen, Amine Bermak

Research output: Contribution to journalArticle

Abstract

This paper presents an energy-efficient level shifter design that is capable of converting an extremely low input voltage to the supply voltage level. Featuring a core area as compact as 32.99μm2, the proposed design comprises a front-end current mirror and an output cross-coupled structure. Concretely, the current mirror is used to boost the complementary input signals to a proper level, with the operations of pull-up and pull-down networks well-balanced. The cross-coupled structure is used at the second stage to achieve a full-swing output. Additionally, multi-threshold CMOS transistors are employed and optimized to elevate the circuit performance. The prototype was fabricated using a commercial 65nm CMOS process. Experiments show that a 90mV low input voltage can be successfully converted to 1.2V. The energy consumed per conversion is reported to be 31.47fJ for converting a 0.2V input to 1.2V at 10MHz, and the corresponding propagation delay is measured to be 23.98ns.

LanguageEnglish
JournalIEEE Access
DOIs
Publication statusAccepted/In press - 19 Sep 2018

Fingerprint

Mirrors
Electric potential
Transistors
Networks (circuits)
Experiments

Keywords

  • high energy efficiency
  • Subthreshold level shifter
  • wide conversion range

ASJC Scopus subject areas

  • Computer Science(all)
  • Materials Science(all)
  • Engineering(all)

Cite this

A Compact 31.47fJ/Conversion Subthreshold Level Shifter with Wide Conversion Range in 65nm MTCMOS. / Cao, Yuan; Wang, Biyin; Pan, Xiaofang; Zhao, Xiaojin; Wen, Zhihuang; Bermak, Amine.

In: IEEE Access, 19.09.2018.

Research output: Contribution to journalArticle

Cao, Yuan ; Wang, Biyin ; Pan, Xiaofang ; Zhao, Xiaojin ; Wen, Zhihuang ; Bermak, Amine. / A Compact 31.47fJ/Conversion Subthreshold Level Shifter with Wide Conversion Range in 65nm MTCMOS. In: IEEE Access. 2018.
@article{e43636d23f0e484694dd065042449f82,
title = "A Compact 31.47fJ/Conversion Subthreshold Level Shifter with Wide Conversion Range in 65nm MTCMOS",
abstract = "This paper presents an energy-efficient level shifter design that is capable of converting an extremely low input voltage to the supply voltage level. Featuring a core area as compact as 32.99μm2, the proposed design comprises a front-end current mirror and an output cross-coupled structure. Concretely, the current mirror is used to boost the complementary input signals to a proper level, with the operations of pull-up and pull-down networks well-balanced. The cross-coupled structure is used at the second stage to achieve a full-swing output. Additionally, multi-threshold CMOS transistors are employed and optimized to elevate the circuit performance. The prototype was fabricated using a commercial 65nm CMOS process. Experiments show that a 90mV low input voltage can be successfully converted to 1.2V. The energy consumed per conversion is reported to be 31.47fJ for converting a 0.2V input to 1.2V at 10MHz, and the corresponding propagation delay is measured to be 23.98ns.",
keywords = "high energy efficiency, Subthreshold level shifter, wide conversion range",
author = "Yuan Cao and Biyin Wang and Xiaofang Pan and Xiaojin Zhao and Zhihuang Wen and Amine Bermak",
year = "2018",
month = "9",
day = "19",
doi = "10.1109/ACCESS.2018.2871187",
language = "English",
journal = "IEEE Access",
issn = "2169-3536",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - JOUR

T1 - A Compact 31.47fJ/Conversion Subthreshold Level Shifter with Wide Conversion Range in 65nm MTCMOS

AU - Cao, Yuan

AU - Wang, Biyin

AU - Pan, Xiaofang

AU - Zhao, Xiaojin

AU - Wen, Zhihuang

AU - Bermak, Amine

PY - 2018/9/19

Y1 - 2018/9/19

N2 - This paper presents an energy-efficient level shifter design that is capable of converting an extremely low input voltage to the supply voltage level. Featuring a core area as compact as 32.99μm2, the proposed design comprises a front-end current mirror and an output cross-coupled structure. Concretely, the current mirror is used to boost the complementary input signals to a proper level, with the operations of pull-up and pull-down networks well-balanced. The cross-coupled structure is used at the second stage to achieve a full-swing output. Additionally, multi-threshold CMOS transistors are employed and optimized to elevate the circuit performance. The prototype was fabricated using a commercial 65nm CMOS process. Experiments show that a 90mV low input voltage can be successfully converted to 1.2V. The energy consumed per conversion is reported to be 31.47fJ for converting a 0.2V input to 1.2V at 10MHz, and the corresponding propagation delay is measured to be 23.98ns.

AB - This paper presents an energy-efficient level shifter design that is capable of converting an extremely low input voltage to the supply voltage level. Featuring a core area as compact as 32.99μm2, the proposed design comprises a front-end current mirror and an output cross-coupled structure. Concretely, the current mirror is used to boost the complementary input signals to a proper level, with the operations of pull-up and pull-down networks well-balanced. The cross-coupled structure is used at the second stage to achieve a full-swing output. Additionally, multi-threshold CMOS transistors are employed and optimized to elevate the circuit performance. The prototype was fabricated using a commercial 65nm CMOS process. Experiments show that a 90mV low input voltage can be successfully converted to 1.2V. The energy consumed per conversion is reported to be 31.47fJ for converting a 0.2V input to 1.2V at 10MHz, and the corresponding propagation delay is measured to be 23.98ns.

KW - high energy efficiency

KW - Subthreshold level shifter

KW - wide conversion range

UR - http://www.scopus.com/inward/record.url?scp=85053599507&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85053599507&partnerID=8YFLogxK

U2 - 10.1109/ACCESS.2018.2871187

DO - 10.1109/ACCESS.2018.2871187

M3 - Article

JO - IEEE Access

T2 - IEEE Access

JF - IEEE Access

SN - 2169-3536

ER -