A column-parallel inverter-based cyclic ADC for CMOS image sensor with capacitance and clock scaling

Fang Tang, Bo Wang, Amine Bermak, Xichuan Zhou, Shengdong Hu, Xiaoyong He

Research output: Contribution to journalArticle

12 Citations (Scopus)

Abstract

This paper presents a low-power column-parallel inverter-based cyclic analog-to-digital converter (ADC) for CMOS image sensor readout circuit. By partially floating the capacitors inside the multiply digital-analog-converter during the least significant bit (LSB) quantization, the amplifier load capacitance could be significantly scaled down, which allows much higher settling speed and shorter cycle period. Since the signal-to-noise ratio for LSB cycle is relaxed due to the residual amplification, the proposed capacitance scaling only contributes ignorable input-referred quantization noise. Using the proposed techniques, a cyclic ADC can operate under 50% power consumption without suffering conversion rate, noise performance, and linearity. A 12-b quantization resolution test chip is fabricated using the TSMC 0.18-μm technology with 110 column-parallel ADC channels and 10.08-μm × 750-μm column pitch. The 3.5/-2 LSBs integral nonlinearity and 10.1-b effective-number-of-bit are measured under 2-μs sampling rate with 120-μW power consumption per channel.

Original languageEnglish
Article number7163317
Pages (from-to)162-167
Number of pages6
JournalIEEE Transactions on Electron Devices
Volume63
Issue number1
DOIs
Publication statusPublished - 1 Jan 2016
Externally publishedYes

Fingerprint

Digital to analog conversion
Image sensors
Clocks
Capacitance
Electric power utilization
Amplification
Signal to noise ratio
Capacitors
Sampling
Networks (circuits)

Keywords

  • CMOS image sensor
  • Column-parallel circuit
  • Cyclic analog-to-digital converter (ADC)
  • Low power
  • Mixed signal

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials

Cite this

A column-parallel inverter-based cyclic ADC for CMOS image sensor with capacitance and clock scaling. / Tang, Fang; Wang, Bo; Bermak, Amine; Zhou, Xichuan; Hu, Shengdong; He, Xiaoyong.

In: IEEE Transactions on Electron Devices, Vol. 63, No. 1, 7163317, 01.01.2016, p. 162-167.

Research output: Contribution to journalArticle

@article{6fadeca4ece54af1a64b8af851edccb6,
title = "A column-parallel inverter-based cyclic ADC for CMOS image sensor with capacitance and clock scaling",
abstract = "This paper presents a low-power column-parallel inverter-based cyclic analog-to-digital converter (ADC) for CMOS image sensor readout circuit. By partially floating the capacitors inside the multiply digital-analog-converter during the least significant bit (LSB) quantization, the amplifier load capacitance could be significantly scaled down, which allows much higher settling speed and shorter cycle period. Since the signal-to-noise ratio for LSB cycle is relaxed due to the residual amplification, the proposed capacitance scaling only contributes ignorable input-referred quantization noise. Using the proposed techniques, a cyclic ADC can operate under 50{\%} power consumption without suffering conversion rate, noise performance, and linearity. A 12-b quantization resolution test chip is fabricated using the TSMC 0.18-μm technology with 110 column-parallel ADC channels and 10.08-μm × 750-μm column pitch. The 3.5/-2 LSBs integral nonlinearity and 10.1-b effective-number-of-bit are measured under 2-μs sampling rate with 120-μW power consumption per channel.",
keywords = "CMOS image sensor, Column-parallel circuit, Cyclic analog-to-digital converter (ADC), Low power, Mixed signal",
author = "Fang Tang and Bo Wang and Amine Bermak and Xichuan Zhou and Shengdong Hu and Xiaoyong He",
year = "2016",
month = "1",
day = "1",
doi = "10.1109/TED.2015.2450253",
language = "English",
volume = "63",
pages = "162--167",
journal = "IEEE Transactions on Electron Devices",
issn = "0018-9383",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "1",

}

TY - JOUR

T1 - A column-parallel inverter-based cyclic ADC for CMOS image sensor with capacitance and clock scaling

AU - Tang, Fang

AU - Wang, Bo

AU - Bermak, Amine

AU - Zhou, Xichuan

AU - Hu, Shengdong

AU - He, Xiaoyong

PY - 2016/1/1

Y1 - 2016/1/1

N2 - This paper presents a low-power column-parallel inverter-based cyclic analog-to-digital converter (ADC) for CMOS image sensor readout circuit. By partially floating the capacitors inside the multiply digital-analog-converter during the least significant bit (LSB) quantization, the amplifier load capacitance could be significantly scaled down, which allows much higher settling speed and shorter cycle period. Since the signal-to-noise ratio for LSB cycle is relaxed due to the residual amplification, the proposed capacitance scaling only contributes ignorable input-referred quantization noise. Using the proposed techniques, a cyclic ADC can operate under 50% power consumption without suffering conversion rate, noise performance, and linearity. A 12-b quantization resolution test chip is fabricated using the TSMC 0.18-μm technology with 110 column-parallel ADC channels and 10.08-μm × 750-μm column pitch. The 3.5/-2 LSBs integral nonlinearity and 10.1-b effective-number-of-bit are measured under 2-μs sampling rate with 120-μW power consumption per channel.

AB - This paper presents a low-power column-parallel inverter-based cyclic analog-to-digital converter (ADC) for CMOS image sensor readout circuit. By partially floating the capacitors inside the multiply digital-analog-converter during the least significant bit (LSB) quantization, the amplifier load capacitance could be significantly scaled down, which allows much higher settling speed and shorter cycle period. Since the signal-to-noise ratio for LSB cycle is relaxed due to the residual amplification, the proposed capacitance scaling only contributes ignorable input-referred quantization noise. Using the proposed techniques, a cyclic ADC can operate under 50% power consumption without suffering conversion rate, noise performance, and linearity. A 12-b quantization resolution test chip is fabricated using the TSMC 0.18-μm technology with 110 column-parallel ADC channels and 10.08-μm × 750-μm column pitch. The 3.5/-2 LSBs integral nonlinearity and 10.1-b effective-number-of-bit are measured under 2-μs sampling rate with 120-μW power consumption per channel.

KW - CMOS image sensor

KW - Column-parallel circuit

KW - Cyclic analog-to-digital converter (ADC)

KW - Low power

KW - Mixed signal

UR - http://www.scopus.com/inward/record.url?scp=84959159867&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84959159867&partnerID=8YFLogxK

U2 - 10.1109/TED.2015.2450253

DO - 10.1109/TED.2015.2450253

M3 - Article

VL - 63

SP - 162

EP - 167

JO - IEEE Transactions on Electron Devices

JF - IEEE Transactions on Electron Devices

SN - 0018-9383

IS - 1

M1 - 7163317

ER -