A CMOS imager with on-chip processing for image enhancement and edge detection

Amine Bermak, Farid Boussaïd, Abdesselam Bouzerdoum

Research output: Contribution to journalArticle

5 Citations (Scopus)

Abstract

In this paper a CMOS vision chip featuring real-time on-chip image processing capabilities is presented. A sensor array, an analogue read-out processor and a digital image processor have been integrated on a single chip. The prototype can perform dynamic-range compression, noise filtering, edge detection and image enhancement. To achieve high-speed real-time processing, an efficient VLSI implementation based on a mixed-mode analogue-digital strategy is proposed. The proposed approach also leads to a very compact VLSI implementation of the analogue processing parts, allowing for 75% of the silicon area to be fully dedicated to the 58 × 58-pixel array.

Original languageEnglish
Pages (from-to)153-157
Number of pages5
JournalCanadian Journal of Electrical and Computer Engineering
Volume26
Issue number3-4
Publication statusPublished - Jul 2001
Externally publishedYes

Fingerprint

Image enhancement
Edge detection
Image sensors
Sensor arrays
Processing
Image processing
Pixels
Silicon

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

A CMOS imager with on-chip processing for image enhancement and edge detection. / Bermak, Amine; Boussaïd, Farid; Bouzerdoum, Abdesselam.

In: Canadian Journal of Electrical and Computer Engineering, Vol. 26, No. 3-4, 07.2001, p. 153-157.

Research output: Contribution to journalArticle

@article{008221f5eb9f4acfbbd7c12b7e60565f,
title = "A CMOS imager with on-chip processing for image enhancement and edge detection",
abstract = "In this paper a CMOS vision chip featuring real-time on-chip image processing capabilities is presented. A sensor array, an analogue read-out processor and a digital image processor have been integrated on a single chip. The prototype can perform dynamic-range compression, noise filtering, edge detection and image enhancement. To achieve high-speed real-time processing, an efficient VLSI implementation based on a mixed-mode analogue-digital strategy is proposed. The proposed approach also leads to a very compact VLSI implementation of the analogue processing parts, allowing for 75{\%} of the silicon area to be fully dedicated to the 58 × 58-pixel array.",
author = "Amine Bermak and Farid Boussa{\"i}d and Abdesselam Bouzerdoum",
year = "2001",
month = "7",
language = "English",
volume = "26",
pages = "153--157",
journal = "Canadian Journal of Electrical and Computer Engineering",
issn = "0840-8688",
publisher = "IEEE Canada",
number = "3-4",

}

TY - JOUR

T1 - A CMOS imager with on-chip processing for image enhancement and edge detection

AU - Bermak, Amine

AU - Boussaïd, Farid

AU - Bouzerdoum, Abdesselam

PY - 2001/7

Y1 - 2001/7

N2 - In this paper a CMOS vision chip featuring real-time on-chip image processing capabilities is presented. A sensor array, an analogue read-out processor and a digital image processor have been integrated on a single chip. The prototype can perform dynamic-range compression, noise filtering, edge detection and image enhancement. To achieve high-speed real-time processing, an efficient VLSI implementation based on a mixed-mode analogue-digital strategy is proposed. The proposed approach also leads to a very compact VLSI implementation of the analogue processing parts, allowing for 75% of the silicon area to be fully dedicated to the 58 × 58-pixel array.

AB - In this paper a CMOS vision chip featuring real-time on-chip image processing capabilities is presented. A sensor array, an analogue read-out processor and a digital image processor have been integrated on a single chip. The prototype can perform dynamic-range compression, noise filtering, edge detection and image enhancement. To achieve high-speed real-time processing, an efficient VLSI implementation based on a mixed-mode analogue-digital strategy is proposed. The proposed approach also leads to a very compact VLSI implementation of the analogue processing parts, allowing for 75% of the silicon area to be fully dedicated to the 58 × 58-pixel array.

UR - http://www.scopus.com/inward/record.url?scp=0035410720&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0035410720&partnerID=8YFLogxK

M3 - Article

VL - 26

SP - 153

EP - 157

JO - Canadian Journal of Electrical and Computer Engineering

JF - Canadian Journal of Electrical and Computer Engineering

SN - 0840-8688

IS - 3-4

ER -