A CMOS image sensor with on-chip image compression based on predictive boundary adaptation and memoryless QTD algorithm

Shoushun Chen, Amine Bermak, Yan Wang

Research output: Contribution to journalArticle

37 Citations (Scopus)

Abstract

This paper presents the architecture, algorithm, and VLSI hardware of image acquisition, storage, and compression on a single-chip CMOS image sensor. The image array is based on time domain digital pixel sensor technology equipped with nondestructive storage capability using 8-bit Static-RAM device embedded at the pixel level. The pixel-level memory is used to store the uncompressed illumination data during the integration mode as well as the compressed illumination data obtained after the compression stage. An adaptive quantization scheme based on fast boundary adaptation rule (FBAR) and differential pulse code modulation (DPCM) procedure followed by an online, least storage quadrant tree decomposition (QTD) processing is proposed enabling a robust and compact image compression processor. A prototype chip including 64 × 64 pixels, read-out and control circuitry as well as an on-chip compression processor was implemented in 0.35 μm CMOS technology with a silicon area of 3.2 × 3.0 mm2 and an overall power of 17 mW. Simulation and measurements results show compression figures corresponding to 0.6-1 bit-per-pixel (BPP), while maintaining reasonable peak signal-to-noise ratio levels.

Original languageEnglish
Article number5382495
Pages (from-to)538-547
Number of pages10
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume19
Issue number4
DOIs
Publication statusPublished - Apr 2011
Externally publishedYes

Fingerprint

Image compression
Image sensors
Pixels
Lighting
Differential pulse code modulation
Image acquisition
Random access storage
Signal to noise ratio
Decomposition
Hardware
Data storage equipment
Silicon
Sensors
Processing

Keywords

  • CMOS image sensor
  • Hilbert Scan
  • on-chip image compression
  • quadrant tree decomposition (QTD)

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Hardware and Architecture
  • Software

Cite this

A CMOS image sensor with on-chip image compression based on predictive boundary adaptation and memoryless QTD algorithm. / Chen, Shoushun; Bermak, Amine; Wang, Yan.

In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 19, No. 4, 5382495, 04.2011, p. 538-547.

Research output: Contribution to journalArticle

@article{66bde8e4439747fcb4f3b9c870f12f88,
title = "A CMOS image sensor with on-chip image compression based on predictive boundary adaptation and memoryless QTD algorithm",
abstract = "This paper presents the architecture, algorithm, and VLSI hardware of image acquisition, storage, and compression on a single-chip CMOS image sensor. The image array is based on time domain digital pixel sensor technology equipped with nondestructive storage capability using 8-bit Static-RAM device embedded at the pixel level. The pixel-level memory is used to store the uncompressed illumination data during the integration mode as well as the compressed illumination data obtained after the compression stage. An adaptive quantization scheme based on fast boundary adaptation rule (FBAR) and differential pulse code modulation (DPCM) procedure followed by an online, least storage quadrant tree decomposition (QTD) processing is proposed enabling a robust and compact image compression processor. A prototype chip including 64 × 64 pixels, read-out and control circuitry as well as an on-chip compression processor was implemented in 0.35 μm CMOS technology with a silicon area of 3.2 × 3.0 mm2 and an overall power of 17 mW. Simulation and measurements results show compression figures corresponding to 0.6-1 bit-per-pixel (BPP), while maintaining reasonable peak signal-to-noise ratio levels.",
keywords = "CMOS image sensor, Hilbert Scan, on-chip image compression, quadrant tree decomposition (QTD)",
author = "Shoushun Chen and Amine Bermak and Yan Wang",
year = "2011",
month = "4",
doi = "10.1109/TVLSI.2009.2038388",
language = "English",
volume = "19",
pages = "538--547",
journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
issn = "1063-8210",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "4",

}

TY - JOUR

T1 - A CMOS image sensor with on-chip image compression based on predictive boundary adaptation and memoryless QTD algorithm

AU - Chen, Shoushun

AU - Bermak, Amine

AU - Wang, Yan

PY - 2011/4

Y1 - 2011/4

N2 - This paper presents the architecture, algorithm, and VLSI hardware of image acquisition, storage, and compression on a single-chip CMOS image sensor. The image array is based on time domain digital pixel sensor technology equipped with nondestructive storage capability using 8-bit Static-RAM device embedded at the pixel level. The pixel-level memory is used to store the uncompressed illumination data during the integration mode as well as the compressed illumination data obtained after the compression stage. An adaptive quantization scheme based on fast boundary adaptation rule (FBAR) and differential pulse code modulation (DPCM) procedure followed by an online, least storage quadrant tree decomposition (QTD) processing is proposed enabling a robust and compact image compression processor. A prototype chip including 64 × 64 pixels, read-out and control circuitry as well as an on-chip compression processor was implemented in 0.35 μm CMOS technology with a silicon area of 3.2 × 3.0 mm2 and an overall power of 17 mW. Simulation and measurements results show compression figures corresponding to 0.6-1 bit-per-pixel (BPP), while maintaining reasonable peak signal-to-noise ratio levels.

AB - This paper presents the architecture, algorithm, and VLSI hardware of image acquisition, storage, and compression on a single-chip CMOS image sensor. The image array is based on time domain digital pixel sensor technology equipped with nondestructive storage capability using 8-bit Static-RAM device embedded at the pixel level. The pixel-level memory is used to store the uncompressed illumination data during the integration mode as well as the compressed illumination data obtained after the compression stage. An adaptive quantization scheme based on fast boundary adaptation rule (FBAR) and differential pulse code modulation (DPCM) procedure followed by an online, least storage quadrant tree decomposition (QTD) processing is proposed enabling a robust and compact image compression processor. A prototype chip including 64 × 64 pixels, read-out and control circuitry as well as an on-chip compression processor was implemented in 0.35 μm CMOS technology with a silicon area of 3.2 × 3.0 mm2 and an overall power of 17 mW. Simulation and measurements results show compression figures corresponding to 0.6-1 bit-per-pixel (BPP), while maintaining reasonable peak signal-to-noise ratio levels.

KW - CMOS image sensor

KW - Hilbert Scan

KW - on-chip image compression

KW - quadrant tree decomposition (QTD)

UR - http://www.scopus.com/inward/record.url?scp=79953077025&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=79953077025&partnerID=8YFLogxK

U2 - 10.1109/TVLSI.2009.2038388

DO - 10.1109/TVLSI.2009.2038388

M3 - Article

AN - SCOPUS:79953077025

VL - 19

SP - 538

EP - 547

JO - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

JF - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

SN - 1063-8210

IS - 4

M1 - 5382495

ER -