A CMOS image sensor with combined adaptive-quantization and QTD-based on-chip compression processor

Chen Shoushunf, Amine Bermak, Wang Yanf, Dominique Martinez

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Citations (Scopus)

Abstract

In this paper, a CMOS image sensor with on-chip compression processor is proposed. An adaptive quantization scheme based on boundary adaptation procedure followed by an on-line quadrant tree decomposition processing is proposed enabling low power, robust and compact image compression processor. The image sensor chip has been implemented using 0.35μm CMOS technology and operates at 3.3 V. Simulation and experimental results show compression figures corresponding to 0.6-0.8 BPP, while maintaining reasonable PSNR levels and very low operating power consumption.

Original languageEnglish
Title of host publicationProceedings of the IEEE 2006 Custom Integrated Circuits Conference, CICC 2006
Pages329-332
Number of pages4
DOIs
Publication statusPublished - 2006
Externally publishedYes
EventIEEE 2006 Custom Integrated Circuits Conference, CICC 2006 - San Jose, CA, United States
Duration: 10 Sep 200613 Sep 2006

Other

OtherIEEE 2006 Custom Integrated Circuits Conference, CICC 2006
CountryUnited States
CitySan Jose, CA
Period10/9/0613/9/06

Fingerprint

Image sensors
Image compression
Electric power utilization
Decomposition
Processing

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Shoushunf, C., Bermak, A., Yanf, W., & Martinez, D. (2006). A CMOS image sensor with combined adaptive-quantization and QTD-based on-chip compression processor. In Proceedings of the IEEE 2006 Custom Integrated Circuits Conference, CICC 2006 (pp. 329-332). [4114971] https://doi.org/10.1109/CICC.2006.320903

A CMOS image sensor with combined adaptive-quantization and QTD-based on-chip compression processor. / Shoushunf, Chen; Bermak, Amine; Yanf, Wang; Martinez, Dominique.

Proceedings of the IEEE 2006 Custom Integrated Circuits Conference, CICC 2006. 2006. p. 329-332 4114971.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Shoushunf, C, Bermak, A, Yanf, W & Martinez, D 2006, A CMOS image sensor with combined adaptive-quantization and QTD-based on-chip compression processor. in Proceedings of the IEEE 2006 Custom Integrated Circuits Conference, CICC 2006., 4114971, pp. 329-332, IEEE 2006 Custom Integrated Circuits Conference, CICC 2006, San Jose, CA, United States, 10/9/06. https://doi.org/10.1109/CICC.2006.320903
Shoushunf C, Bermak A, Yanf W, Martinez D. A CMOS image sensor with combined adaptive-quantization and QTD-based on-chip compression processor. In Proceedings of the IEEE 2006 Custom Integrated Circuits Conference, CICC 2006. 2006. p. 329-332. 4114971 https://doi.org/10.1109/CICC.2006.320903
Shoushunf, Chen ; Bermak, Amine ; Yanf, Wang ; Martinez, Dominique. / A CMOS image sensor with combined adaptive-quantization and QTD-based on-chip compression processor. Proceedings of the IEEE 2006 Custom Integrated Circuits Conference, CICC 2006. 2006. pp. 329-332
@inproceedings{23bbb0010c454591b599713c2ad312be,
title = "A CMOS image sensor with combined adaptive-quantization and QTD-based on-chip compression processor",
abstract = "In this paper, a CMOS image sensor with on-chip compression processor is proposed. An adaptive quantization scheme based on boundary adaptation procedure followed by an on-line quadrant tree decomposition processing is proposed enabling low power, robust and compact image compression processor. The image sensor chip has been implemented using 0.35μm CMOS technology and operates at 3.3 V. Simulation and experimental results show compression figures corresponding to 0.6-0.8 BPP, while maintaining reasonable PSNR levels and very low operating power consumption.",
author = "Chen Shoushunf and Amine Bermak and Wang Yanf and Dominique Martinez",
year = "2006",
doi = "10.1109/CICC.2006.320903",
language = "English",
isbn = "1424400767",
pages = "329--332",
booktitle = "Proceedings of the IEEE 2006 Custom Integrated Circuits Conference, CICC 2006",

}

TY - GEN

T1 - A CMOS image sensor with combined adaptive-quantization and QTD-based on-chip compression processor

AU - Shoushunf, Chen

AU - Bermak, Amine

AU - Yanf, Wang

AU - Martinez, Dominique

PY - 2006

Y1 - 2006

N2 - In this paper, a CMOS image sensor with on-chip compression processor is proposed. An adaptive quantization scheme based on boundary adaptation procedure followed by an on-line quadrant tree decomposition processing is proposed enabling low power, robust and compact image compression processor. The image sensor chip has been implemented using 0.35μm CMOS technology and operates at 3.3 V. Simulation and experimental results show compression figures corresponding to 0.6-0.8 BPP, while maintaining reasonable PSNR levels and very low operating power consumption.

AB - In this paper, a CMOS image sensor with on-chip compression processor is proposed. An adaptive quantization scheme based on boundary adaptation procedure followed by an on-line quadrant tree decomposition processing is proposed enabling low power, robust and compact image compression processor. The image sensor chip has been implemented using 0.35μm CMOS technology and operates at 3.3 V. Simulation and experimental results show compression figures corresponding to 0.6-0.8 BPP, while maintaining reasonable PSNR levels and very low operating power consumption.

UR - http://www.scopus.com/inward/record.url?scp=39049126986&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=39049126986&partnerID=8YFLogxK

U2 - 10.1109/CICC.2006.320903

DO - 10.1109/CICC.2006.320903

M3 - Conference contribution

SN - 1424400767

SN - 9781424400768

SP - 329

EP - 332

BT - Proceedings of the IEEE 2006 Custom Integrated Circuits Conference, CICC 2006

ER -