A 4T low-power linear-output current-mediated CMOS image sensor

Fang Tang, Amine Bermak

Research output: Contribution to journalArticle

2 Citations (Scopus)

Abstract

In this paper, we present a 4T low-power linear-output current-mediated CMOS APS imager, in which reset and read-out operations are carried-out simultaneously on two pixels of the same row. The proposed operating technique greatly simplifies the pixel architecture with only four transistors and two control signals required, while six transistors and four control lines are required by its current-mediated counterpart. The imager achieves fixed pattern noise (FPN) correction during pixel-readout and exhibits a power consumption which is independent of the imager array size, since only a single current source is solicited at any given time due to the array-level operating technique. A linearization circuit technique using the transistor's channel length modulation effect is employed enabling to double the linear range of the pixel's photon-to-output signal transfer function. Performance analysis and experimental results are presented for a 32 × 32 image sensor array prototype, fabricated using AMS 0.35-μm process. The pixel size is 6.5 × 6.5 μm2 with 22% fill-factor. The chip total power consumption is less than 1 mW, at 50 frames/s with a 3.3 V power supply.

Original languageEnglish
Article number5518348
Pages (from-to)1559-1568
Number of pages10
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume19
Issue number9
DOIs
Publication statusPublished - Sep 2011
Externally publishedYes

Fingerprint

Image sensors
Pixels
Transistors
Electric power utilization
Sensor arrays
Linearization
Transfer functions
Photons
Modulation
Networks (circuits)

Keywords

  • Active pixel sensor
  • current-mediated pixel
  • linearization technique
  • low-power image sensor

ASJC Scopus subject areas

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

A 4T low-power linear-output current-mediated CMOS image sensor. / Tang, Fang; Bermak, Amine.

In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 19, No. 9, 5518348, 09.2011, p. 1559-1568.

Research output: Contribution to journalArticle

@article{93e19d9c592445c9a5c81a700ace809d,
title = "A 4T low-power linear-output current-mediated CMOS image sensor",
abstract = "In this paper, we present a 4T low-power linear-output current-mediated CMOS APS imager, in which reset and read-out operations are carried-out simultaneously on two pixels of the same row. The proposed operating technique greatly simplifies the pixel architecture with only four transistors and two control signals required, while six transistors and four control lines are required by its current-mediated counterpart. The imager achieves fixed pattern noise (FPN) correction during pixel-readout and exhibits a power consumption which is independent of the imager array size, since only a single current source is solicited at any given time due to the array-level operating technique. A linearization circuit technique using the transistor's channel length modulation effect is employed enabling to double the linear range of the pixel's photon-to-output signal transfer function. Performance analysis and experimental results are presented for a 32 × 32 image sensor array prototype, fabricated using AMS 0.35-μm process. The pixel size is 6.5 × 6.5 μm2 with 22{\%} fill-factor. The chip total power consumption is less than 1 mW, at 50 frames/s with a 3.3 V power supply.",
keywords = "Active pixel sensor, current-mediated pixel, linearization technique, low-power image sensor",
author = "Fang Tang and Amine Bermak",
year = "2011",
month = "9",
doi = "10.1109/TVLSI.2010.2053054",
language = "English",
volume = "19",
pages = "1559--1568",
journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
issn = "1063-8210",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "9",

}

TY - JOUR

T1 - A 4T low-power linear-output current-mediated CMOS image sensor

AU - Tang, Fang

AU - Bermak, Amine

PY - 2011/9

Y1 - 2011/9

N2 - In this paper, we present a 4T low-power linear-output current-mediated CMOS APS imager, in which reset and read-out operations are carried-out simultaneously on two pixels of the same row. The proposed operating technique greatly simplifies the pixel architecture with only four transistors and two control signals required, while six transistors and four control lines are required by its current-mediated counterpart. The imager achieves fixed pattern noise (FPN) correction during pixel-readout and exhibits a power consumption which is independent of the imager array size, since only a single current source is solicited at any given time due to the array-level operating technique. A linearization circuit technique using the transistor's channel length modulation effect is employed enabling to double the linear range of the pixel's photon-to-output signal transfer function. Performance analysis and experimental results are presented for a 32 × 32 image sensor array prototype, fabricated using AMS 0.35-μm process. The pixel size is 6.5 × 6.5 μm2 with 22% fill-factor. The chip total power consumption is less than 1 mW, at 50 frames/s with a 3.3 V power supply.

AB - In this paper, we present a 4T low-power linear-output current-mediated CMOS APS imager, in which reset and read-out operations are carried-out simultaneously on two pixels of the same row. The proposed operating technique greatly simplifies the pixel architecture with only four transistors and two control signals required, while six transistors and four control lines are required by its current-mediated counterpart. The imager achieves fixed pattern noise (FPN) correction during pixel-readout and exhibits a power consumption which is independent of the imager array size, since only a single current source is solicited at any given time due to the array-level operating technique. A linearization circuit technique using the transistor's channel length modulation effect is employed enabling to double the linear range of the pixel's photon-to-output signal transfer function. Performance analysis and experimental results are presented for a 32 × 32 image sensor array prototype, fabricated using AMS 0.35-μm process. The pixel size is 6.5 × 6.5 μm2 with 22% fill-factor. The chip total power consumption is less than 1 mW, at 50 frames/s with a 3.3 V power supply.

KW - Active pixel sensor

KW - current-mediated pixel

KW - linearization technique

KW - low-power image sensor

UR - http://www.scopus.com/inward/record.url?scp=79961004589&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=79961004589&partnerID=8YFLogxK

U2 - 10.1109/TVLSI.2010.2053054

DO - 10.1109/TVLSI.2010.2053054

M3 - Article

VL - 19

SP - 1559

EP - 1568

JO - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

JF - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

SN - 1063-8210

IS - 9

M1 - 5518348

ER -